

**Remarks**

Acceptance and formal entry therefor of this amendment as a supplement to the referred-to responsive amendment of July 23, 2004 is respectfully requested.

The Specification was revised to improve the readability thereof and also to remove any noted informalities. However, due to the number of revisions being implemented therein, applicants, through their undersigned representative, are submitting the revisions thereof in the form of a Substitute Specification. It is submitted, new matter is not being added with regard to the Substitute Specification, either by addition/deletion. Also, since the accompanying Substitute Specification (**Attachment A**) is a voluntary submission by applicants, enclosed herewith is a marked-up version of the original Specification showing the changes being implemented therein (**Attachment B**). Acceptance therefor of the Substitute Specification as a replacement of the originally submitted Specification is respectfully requested.

Acceptance of the four (4) replacement sheets of the drawings, directed to Figs. 21A-21B, 35, 36 and 37, is also respectfully requested. The changes being implemented therein, as shown in the accompanying annotated drawing sheets, are strictly to correct minor informalities therein, as discussed hereinabove under the heading, "AMENDMENTS TO THE DRAWINGS."

With the above-made amendments, claims 1-48 are now pending of which claims 1, 6-8, 10, 11 and 19-23 are currently amended, claims 40-48 are newly presented and claims 12-18 and 28-39 remain withdrawn for purposes of examination. The amendments being made to the claims, presently, are in supplement to the earlier amendments made in connection with the responsive amendment filed on July 23, 2004.

The amendments made to the claims include the addition of a set of dependent claims to cover various detailed aspects of the originally disclosed invention as well as to effect further editorial clarification including changes that are of a minor grammatical nature in connection with the previously pending claims.

With regard to claim 1, the further revisions implemented therein are strictly of a minor grammatical nature. With regard to independent claim 6, the expression "and including a well region" was inserted so as to avoid any question of proper antecedent basis regarding the referred to expression "said well region" at the end of that claim. That is, the present insertion was made to correct an inadvertent omission with regard to the earlier effected revisions to that claim. Additionally, as a result of a further review thereof, several other minor editorial/grammatical revisions have been implemented therein. In claim 7, also, the expression "and including a well region" was appropriately inserted such as it relates to the active region, so that the related expression "said well region" in that claim has an appropriate basis. The additional revision therein is strictly of a minor editorial nature. The further revisions being implemented with regard to claims 8 and 10 are strictly of a minor grammatical nature. The insertion of the expression "in a well region" in claim 11 is being effected to provide a basis for the referred to expression "said well region" at the end of that claim, similarly as that effected with regard to claims 1 and 6.

Other revisions were made that are, basically, of a minor corrective editorially formatting nature. With regard to independent claims 20 and 21, the revision of the expression "activated region" to that of active region is of an obvious minor grammatical nature. Similar such revisions were implemented with regard to dependent claim 23. The additional revisions being implemented in independent

claim 20 as well as the revisions being implemented in independent claim 22 are strictly of a minor editorial nature including to be consistent with the base expression "a plurality of element isolating portions," set forth in those claims.

The additional amendments being made to the claims include, also, a set of new dependent claims, namely, claims 40-48, further characterizing the set forth aspects according to independent claims 1, 20 and 22. For example, newly added claim 40 further characterizes the semiconductor device according to base claim 20 thereof such that an element isolating portion of the first region (with a relatively large recess) is positioned near the source and drain diffusion region where an impurity concentration is greater than an impurity concentration of the well region thereof. This is consistent with somewhat similar language earlier added (in the responsive amendment of July 23, 2004) with regard to claim 1, *et seq.* An example of this is shown with regard to Figs. 21A-21B, which show element isolating portions (e.g., STIs) with different recess amounts. For example, with regard to the memory elements in the p well region (e.g., PWn) in Fig. 21A, the STIs therein have relatively large recess amounts while the STIs in Fig. 21B, related to active elements in the peripheral second region, have recess amounts that are relatively small, for example, 0. Other examples are illustrative of this in the present application.

Newly presented claim 41 is similar to claim 40 but, however, is set forth such that the "first region," according to claim 20, is characterized as including one or more well regions, that each such well region may include one or more active regions, that each active region contains ion implanted source and drain diffusion regions in correspondence to the insulated gate electrode thereof and that each element isolating portion of the first region is positioned near the source and drain

diffusion regions where an impurity concentration is greater than an impurity concentration of the well region thereof. This is a situation where a well region may be associated with a single or a plurality of active elements such as shown with regard to Figs. 19, *et seq.* and Fig. 42 of the drawings, although not limited thereto.

Claim 43 is somewhat similar to claim 41 but is combined with base claim 22.


Newly added dependent claim 42 is based on that set forth in dependent claim 3 but, however, was modified to conform to the set forth featured aspects according to independent claim 20. Newly presented claim 44 is similar to claim 42 but, however, was modified so as to conform to the set forth aspects according to independent claim 22. Claims 45 and 46 further characterize the semiconductor device structure such as shown in Fig. 1H, 21A, *et seq.*, in the upper recessed plane of the STI faces a contact plug film/interlayer insulating film. Further, newly added claims 47 and 48 are similar to claims 44 but, however, have been combined with intervening claims 27 and 43, respectively.

It is submitted, the supportive discussion/rebuttal arguments provided in the remarks of the amendment filed on July 23, 2004 are also applicable in connection with the claimed invention as now further amendment including with regard to the additional dependent claims currently presented. Accordingly, for the same and similar reasons as that earlier argued, favorable action on all of the depending claims, as now further amended, as well as an early notification of allowability of the above-identified application is respectfully requested.

Please charge any shortage in the fees due in connection with the filing of

this paper, including Extension of Time fees, to the Deposit Account of Antonelli, Terry, Stout & Kraus, LLP, Dep. Acct. No. 01-2135 (500.42877X00), and please credit any excess fees to such deposit account.

Respectfully submitted,  
**ANTONELLI, TERRY, STOUT & KRAUS, LLP**

  
\_\_\_\_\_  
Larry N. Anagnos

Reg. No. 32,392


LNA/dks  
703-312-6600

Enclosures: **Attachment A** (Substitute Specification)  
**Attachment B** (Marked-up Version of Specification)  
**Appendix A** (four replacement sheets of drawings [Figs. 21A-21B, 35, 36 and 37]; four annotated sheets of drawings [Figs. 21A-21B, 35, 36 and 37])



## Annotated Drawing Sheet

### FIG. 21A



### FIG. 21B

STI: ELEMENT ISOLATING PORTION




FIG. 35




FIG. 36





FIG. 37



- 1 -

SEMICONDUCTOR DEVICE AND MANUFACTURING  
METHOD OF THE SAME

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention generally relates to a  
5 semiconductor device. More specifically, the present  
invention is directed to a semiconductor device having  
an element isolating region provided with a trench and  
an insulating film embedded in the trench, and a  
manufacturing method thereof.

10 Description of the Related Art

In MOS transistors, while insulating films  
which ~~will~~ constitute side walls are formed on side  
walls of gate electrodes of these MOS transistors,  
impurities are implanted in both ends of the insulating  
15 films so as to form source regions and drain regions.  
There are many cases ~~that~~ <sup>in which</sup> crystalline defects may occur  
in silicon substrates at edge portions of <sup>the</sup> ~~these~~ source  
regions and drain regions. As one ~~of~~ such methods ~~that is~~  
capable of preventing the above-described crystalline  
20 defects, JP-A-08-97210 (patent publication No. 1)  
discloses ~~such~~ a semiconductor device structure ~~that~~,  
as indicated in Fig. 8, <sup>in which</sup> the oxide film is interposed  
between the side surface of the gate electrode, the  
silicon nitride film which ~~will~~ constitute <sup>S</sup> the side

wall, and the substrate under this silicon nitride film.

Also, nonvolatile semiconductor memory devices capable of electrically writing/erasing data 5 can be easily used, for instance, data are rewritable under such a condition that these nonvolatile semiconductor memory devices are assembled on wiring boards. As a result, these nonvolatile semiconductor memory devices have been widely utilized in various 10 sorts of products which require memories.

More specifically, electrically erasable programmable read-only memories (EEPROM, will be also referred to as "flash memories" hereinafter) own such a function capable of electrically ~~erasing~~ data of a 15 predetermined range ~~all~~ <sup>erasing</sup> memory cells of ~~a~~ <sup>a</sup> memory array, or ~~a~~ predetermined memory cell group of ~~a~~ <sup>a</sup> memory array) within a memory array in a batch manner. Furthermore, since flash memories may have 1-transistor stacked layer gate structures, memory cells thereof may be 20 gradually made compact ~~er~~ and ~~er~~ therefore ~~er~~ higher ~~levels of~~ integrations ~~er~~ of these memory cells may be greatly expected.

A 1-transistor stacked layer gate structure ~~is constituted by that one nonvolatile memory cell~~ <sup>constituting</sup> 25 (will be abbreviated as "memory cell" hereinafter) is basically ~~arranged by~~ <sup>formed of</sup> one two-layer gate metal-insulator-silicon field-effect transistor (will be abbreviated as "MISFET" hereinafter). This two-layer

gate MISFET is formed in such a way that a floating gate electrode is formed via a tunnel insulating film on a semiconductor substrate, and further, a control gate electrode is stacked via an interlayer film on this formed floating gate electrode. A data storing operation is carried out ~~by that~~ <sup>in which</sup> electrons are injected into the floating gate electrode and electrons are extracted from the floating gate electrode.

As to flash memories, both a parallel type flash memory having such a memory array structure, and a method of using this parallel type flash memory are disclosed in, for example, JP-A-08-97210. This parallel type flash memory is constructed by containing a plurality of memory cells which are arranged in a matrix shape on a semiconductor substrate in such a manner that source/drain regions of the above-explained plural memory cells are parallel connected to each other in the respective rows of this matrix, and word lines are elongated in the respective columns of this matrix. This sort of flash memory is also referred to as an "AND type flash memory."

However, the Inventors of the present invention ~~could find out~~ <sup>have found</sup> that the memory structures of the above-described prior art cannot sufficiently suppress crystalline defects which occur in substrates of active regions containing source regions, drain regions, and the like.

[This] <sup>The</sup> reason for this is given as follows: That is,

the occurrences of the crystalline defects are not  
~~only result from~~  
~~determined by not only~~ stresses of gate electrodes, but  
also stresses produced from other element isolating  
regions as well as factors caused by implanted  
5 impurities, which may ~~give not negligibly~~ <sup>have unduly</sup> large  
influences.

~~Also, the~~ Inventors of the present invention  
~~have also found~~ <sup>The</sup> could find out the below-mentioned problems, while

~~in the development of~~ semiconductor integrated circuit devices having the  
10 <sup>Configured</sup> above-described AND type flash memories ~~have been~~,

~~developed~~ <sup>Namely</sup> That is, since flash memories are <sup>being</sup>  
manufactured <sup>with</sup> <sup>levels of</sup> higher integrations, memory cells are <sup>correspondingly</sup>  
made very <sup>fine</sup>. At the same time, crystalline defects

~~occurred~~ <sup>have correspondingly</sup> in substrates are increased. Therefore, such

15 ~~a fact could be revealed~~ <sup>has been determined</sup> that junction leaks in the  
memory cells may occur many times, so that data reading  
failures may occur in these memory cells, or data  
destroy modes may occur.

This crystalline defect may be caused by, for  
20 instance, stresses produced in regions into which  
impurity ions have been implanted, and stresses  
produced in <sup>the</sup> forming steps of either gate electrodes or  
element isolating portions. More specifically, in such  
a case that an element isolating portion is constructed  
25 of a shallow trench isolation (Shallow Trench  
Isolation; will be referred to as "STI" hereinafter),  
such a fact could be seen that a large number of  
crystalline defects are produced in a substrate.

An STI is formed in such a manner that, for example, after a shallow trench has been formed in a substrate, an insulating film is embedded inside this trench and a surface of this embedded insulating film is ~~furthermore~~ <sup>(i.e., planarized)</sup> flattened. However, at a thermal processing step higher than, or equal to 800°C, which is executed after the STI has been formed, a volume expansion may occur which is caused by <sup>the growth of</sup> that an oxide film <sup>[grows]</sup> on a side wall of the trench, and this volume expansion is restricted by the insulating film embedded inside the trench, so that compression stresses are produced in the substrate, which may cause the occurrences of the crystalline defects.

This compression stress may be easily concentrated to such a place that a width of an <sup>active</sup> ~~activated~~ region is relatively narrow and also pattern density is relatively high. As a consequence, in a flash memory, a large number of crystalline defects may occur in such a region that a width of an <sup>active</sup> ~~activated~~ region is relatively wide, for instance, in a memory array where a width of an <sup>active</sup> ~~activated~~ region is relatively narrower than that of a peripheral circuit region, which may conduct junction leaks of a memory cell.

25 BRIEF SUMMARY OF THE INVENTION

As a consequence, a primary object of the present invention is to provide a semiconductor device

having superior performance, capable of effectively  
*the formation of*  
suppressing a crystalline defect occurred in a  
substrate, and also to provide a method of  
manufacturing the semiconductor device.

5           A secondary object of the present invention  
is to provide such a technique capable of improving  
margin of a junction leak of a memory cell, while  
*the formation of*  
suppressing a crystalline defect occurred in a  
substrate of a flash memory.

10           To achieve the above-explained objects, the  
present invention is featured by that an embedding  
oxide film in an element isolating region is caused to  
fall in a semiconductor device. As a result, an  
occurrence of crystalline defects of a substrate can be  
15 suppressed. Concretely speaking, this semiconductor  
device of the present invention may be realized by  
employing the below-mentioned structure.

The Inventors of the present invention have  
investigated such a fact that crystalline defects may  
20 readily occur in such a case that while an element  
isolating region is formed on a silicon substrate of a  
semiconductor device and a gate structure is formed in  
an element forming region, such an impurity as arsenic  
*either*  
*or*  
*and* phosphor is implanted into this silicon substrate  
25 in high concentration. As a result, when the impurity  
is implanted into the silicon substrate, a high stress  
(namely, impurity-caused stress) may be produced in  
such a region into which the impurity has been

implanted (namely, impurity forming region), the Inventors of the present invention could find out such a fact that this impurity-caused stress is restricted by such a stress (STI stress) which is produced in the manufacturing steps of gate structures and element isolating regions, resulting in the crystalline defects. Based upon this fact, the Inventors of the present invention could find out such a fact that since the STI stress is reduced <sup>without restricting the</sup> not to restrict this, impurity-caused stress, the crystalline defects can be suppressed.

Alternatively, the element isolating region may correspond to such a region that a trench is formed in a silicon substrate, and, for example, an embedding oxide film is embedded into this trench. There are many silicon substrate oxidization steps in a transistor manufacturing stage. Since oxygen which constitutes an oxidization seed is diffused via an embedding oxide film into an internal portion of this trench, an oxide film may also be grown on a side wall of the trench. When Si (silicon) is changed into  $\text{SiO}_2$  (silicon oxide), <sup>an</sup> approximately twice volume expansion may occur. Since this volume expansion is restricted by the embedded oxide film, a high compression stress may be produced in the silicon substrate. As a result, in order to reduce this high compression stress, the embedding oxide film which has been embedded into the trench is caused to ~~be~~ fall from the surface of this

87

(i.e., the outer (or upper) surface of the embedding oxide film is recessed from the silicon substrate. As a consequence, the stress caused by the oxidization process is reduced, so that the crystalline defects could be suppressed according to the present invention.

5                   Also, concretely speaking, the present invention may be realized by the below-mentioned embodiment modes.

(1)           A semiconductor device, according to an aspect of the present invention, is featured by such a 10 semiconductor device comprising: a semiconductor substrate; an element isolating region having a trench formed in the semiconductor substrate and an embedding insulating film which is embedded into the trench; an active region formed adjacent to the element isolating 15 region, in which a gate insulating film is formed and a gate electrode is formed on the gate insulating film; and a region formed in such a manner that at least a portion of the gate electrode is positioned on the element isolating region, and a first edge surface of 20 an upper side of the embedding insulating film in a first element isolating region where the gate electrode is positioned is located above a second edge surface of the embedding insulating film in a second element isolating region where the gate electrode film is not 25 positioned.

                 The second element isolating region where the gate electrode is not positioned may be realized by, for example, such a region located around the first

element isolating region. The edge surface of the insulating film which is measured as the second element isolating region may be measured in such a measuring region which is separated from a trench-sided edge 5 portion of the element isolating region by a depth of this trench. If the measuring region ~~can be hardly~~ *is not clearly* defined, then a measurement may be carried out in a region which contains a center region of element isolating regions sandwiched by the active region. For 10 instance, in such a case that a lowered portion which is located lower than the element isolating region is formed in the substrate-sided edge portion of the element isolating region, any regions except for this region may be employed as the measuring region.

15 It should be understood that the above-described first boundary plane corresponds to, for example, such a boundary plane of a region located opposite to the gate electrode located over the embedding insulating film among the boundary planes of 20 the embedding insulating film. Also, for instance, this second boundary plane corresponds to such a boundary plane located opposite to an interlayer insulating film which is formed over the embedding insulating film among the boundary planes of this 25 embedding insulating film.

(2) In the item (1), a difference between the first edge surface and the second edge surface is larger than a thickness of the gate insulating film.

In the step for forming the gate electrode, such a stepped portion may be formed by an amount larger than such a stepped portion which ~~will~~ <sup>would</sup> probably be formed in the case that the present invention is not 5 applied. As one example, this stepped portion is defined as the thickness of the gate insulating film in this embodiment mode.

(3) In the item (1), the active region owns an impurity region in which an impurity has been implanted 10 into the semiconductor substrate in correspondence with the gate electrode; and a difference between the first edge surface and the second edge surface is larger than a distance defined from a surface of the semiconductor substrate up to a depth in the impurity region where 15 concentration of the impurity becomes maximum.

(4) In the item (1), a difference between the first edge surface and the second edge surface is larger than, or equal to 40 nm. Otherwise, a difference between the first edge surface and the 20 second edge surface is smaller than, or equal to 200 nm. More preferably, this difference between the first edge surface and the second edge surface may be located within a range of these values.

(5) The boundary plane of the embedding 25 insulating film may be formed lower than the semiconductor substrate.

For instance, a semiconductor device is featured by comprising: a semiconductor substrate; an

active region having a gate electrode formed on the semiconductor device; and an element isolating region having both a trench formed in the semiconductor substrate and an embedding insulating film embedded in 5 the trench; in which as to a boundary plane between the embedding insulating film in the element isolating region and a film deposited on the embedding insulating film, a boundary plane of the embedding insulating film which is located at a position furthest from a bottom 10 portion of the trench is formed at a position lower than a surface of the semiconductor substrate where the gate electrode is formed.

Also, the semiconductor device may be preferably comprised of the structure recited in the 15 above-item (1).

It should also be noted that the boundary plane of the embedding insulating film implies such a boundary plane which is located ~~furthest~~ <sup>furthest</sup> from the trench bottom portion. For example, the uppermost edge 20 portion of this embedding insulating film may be employed. Otherwise, the boundary surface of the insulating film may be measured in such a measuring region which is separated from a trench-sided edge portion of the element isolating region by a depth of 25 this trench. If the measuring region ~~can be hardly~~ <sup>is not clearly</sup> defined, then a measurement may be carried out in a region which contains a center region of element isolating regions sandwiched by the active region. For

instance, in such a case that a lowered portion which is located lower than the element isolating region is formed in the substrate-sided edge portion of the element isolating region, any regions except for this 5 region may be employed as the measuring region.

(6) In the item (5), the active region owns an impurity region in which an impurity has been implanted into the semiconductor substrate in correspondence with the gate electrode; and a difference between the first 10 edge surface and the second edge surface is larger than a distance defined from a surface of the semiconductor substrate up to a depth in the impurity region where concentration of the impurity becomes maximum.

(7) A semiconductor device is featured by 15 comprising: a semiconductor substrate, the element isolating region, the gate insulating film, the active region, the element isolating region, and an interlayer insulating film deposited on both the element isolating region and the active region, having an upper edge 20 surface located above the gate electrode; in which a portion of the gate electrode is located in the element isolating region; and a portion of the interlayer insulating film which is deposited on the element isolating region located at a peripheral portion of the 25 gate electrode is formed on the bottom plane side of the trench from an upper plane of the embedding insulating film in the element isolating region located under the gate electrode.

As a more concrete example, both the gate electrode film and the gate insulating film are provided with a portion on the active region and the element isolating region. The boundary plane between 5 the embedding oxide film of this element isolating region and this insulating film is caused to fall from the surface of the semiconductor substrate. Also, this boundary plane may be caused to fall from another boundary plane between the gate electrode film and the 10 embedding oxide film over the element isolating region. Alternatively, a boundary plane between the embedding oxide film of this element isolating region and this insulating film is caused to fall from the boundary surface between the gate film provided on the element 15 isolating region and the embedding oxide film, and further to fall from the surface of the semiconductor substrate by such a value larger than, or equal to a forming depth of the impurity.

(8) In the items (1) to (7), an embedding oxide 20 film contains an HDP film which is manufactured by using plasma, the concentration of which is selected to be 1E10 to 1E12 atom/cm<sup>3</sup>.

(9) A semiconductor device is featured by comprising an interlayer insulating film deposited on 25 both the element isolating region and the active region, having an upper edge surface located above the gate electrode; in which a portion of the gate electrode is located in the element isolating region;

and as to boundary planes located opposite to a film deposited on the embedding insulating film in the element isolating region, a first boundary plane in a first element isolating region where the gate electrode 5 is positioned is formed at a position higher than a second boundary plane in a second element isolating region located at a peripheral portion of the first element isolating region; and also, the semiconductor device includes a region arranged in such a manner that 10 a surface of the semiconductor substrate in a region where the gate electrode is arranged is positioned between the first boundary plane and the second boundary plane.

(10) A semiconductor device manufacturing method 15 is featured by comprising: a step in which a trench is formed in a semiconductor substrate, an embedding insulating film having a lower conductivity than a conductivity of the semiconductor substrate is embedded into the trench, and an element isolating region and an 20 active region located adjacent to the element isolating region are formed; a step in which a gate insulating film and a gate electrode film are deposited on the semiconductor substrate, on which an insulating film is deposited and patterned so as to form a gate electrode; 25 and a step in which a portion of the embedding insulating film of the element isolating region is removed, a first region where the gate electrode is positioned is formed on a surface of the embedding

insulating film, and a second region lower than the first region is formed around the first region.

(11) In the item (10), the embedding insulating film of the second region is removed by a value larger 5 than, or equal to a thickness of the gate insulating film.

(12) In the item (10), the embedding insulating film of the second region is removed by a value larger than, or equal to 40 nm, and also is removed by a value 10 smaller than, or equal to 200 nm.

(13) A semiconductor device manufacturing method is featured by comprising: a step in which a trench is formed in a semiconductor substrate, an embedding insulating film having a lower conductivity than a 15 conductivity of the semiconductor substrate is embedded into the trench, and an element isolating region and an active region located adjacent to the element isolating region are formed; a step in which a gate insulating film and a gate electrode film are deposited on the 20 semiconductor substrate, on which an insulating film is deposited and patterned so as to form a gate electrode; a step in which a resist is coated on the semiconductor substrate, and the coated resist is patterned; the resist is left in a first region where the gate 25 electrode is positioned in the element isolating region; the resist of a second region where the gate electrode is not positioned is removed; and a portion of the embedding insulating film of the second region

is removed; a step in which a thermal oxide film is formed on a surface of the semiconductor substrate; an impurity is implanted into the semiconductor substrate by penetrating the thermal oxide film; and then, the 5 impurity-implanted semiconductor substrate is annealed so as to form an impurity region; a step in which an insulating film having a lower conductivity than a conductivity of the semiconductor substrate is deposited on the semiconductor substrate; a step in 10 which a hole is pierced at a position of the impurity region in the deposited insulating film so as to form a contact hole; and a step in which a conductive material having a higher conductivity than a conductivity of silicon is embedded into the contact hole so as to form 15 a plug.

(14) In the item (13), the embedding insulating film of the second region is removed by such a value larger than, or equal to a depth defined from the substrate in the impurity region up to maximum 20 concentration of the impurity.

(15) A semiconductor device manufacturing method is featured by comprising:

- (1) a step in which a trench is formed in a semiconductor substrate, an embedding oxide film is 25 embedded into the trench, and both an element isolating region and an active region which is electrically isolated from the element isolating region are formed;
- (2) a step in which a gate oxide film, a gate

electrode film, and an insulating film are deposited on the semiconductor substrate, and then, the deposited films are patterned so as to form a gate electrode;

5 (3) a step in which a resist is coated on the semiconductor substrate, the coated resist is patterned, and a portion of the oxide film within the element isolating region is removed;

10 (4) a step in which a surface of the semiconductor substrate is thermally oxidized so as to form a thermal oxide film, an impurity is implanted from the upper portion of the thermal oxide film into the semiconductor substrate, and then, the implanted semiconductor substrate is annealed so as to form an impurity region;

15 (5) a step in which an interlayer insulating film is deposited on both the element isolating region and the active region;

20 (6) a step in which a hole is pierced in the interlayer insulating film so as to form a contact hole;

(7) a step in which a conductive material is embedded into the contact hole so as to form a plug which is electrically communicated to the impurity region; and

25 (8) a step in which a wiring layer which is electrically communicated to the plug is formed on the interlayer insulating film.

(17) Also, the present invention is related to a

semiconductor integrated circuit device and a manufacturing technique thereof. More specifically, the present invention is directed to provide a nonvolatile semiconductor memory device suitably 5 realized in a high integration, and also, such a technique capable of effectively being applied to a manufacturing method thereof.

To achieve the above-described object, for instance, a recess amount of an element isolating 10 portion in a memory array is relatively increased, whereas a recess amount of an element isolating portion in a peripheral circuit region is reduced to zero, or relatively small amount. As a result, while a crystalline defect ~~occurred~~ in a substrate can be 15 suppressed in a flash memory, margin of junction leak of a memory cell can be improved.

Concretely speaking, the IC circuit device may have an isotropic structure.

A semiconductor device manufacturing method 20 is featured by comprising: a step in which a first trench is formed in a region which constitutes an element isolating portion of the memory array of the substrate, and a second trench is formed in a region which constitutes an element isolating portion of the 25 peripheral circuit region of the substrate; a step in which after a first insulating film has been deposited on the substrate, the first deposited insulating film is flattened so as to embed the insulating film into

both the first and second trenches; and a step in which after the peripheral circuit region has been covered by a resist pattern, the first insulating film embedded into the first trench is etched in order that an upper 5 surface of the first insulating film embedded into the first trench is caused to fall from an upper surface of the first insulating film embedded into the second trench, a first element isolating portion is formed in the memory array, and a second element isolating 10 portion is formed in the peripheral circuit region.

As previously explained, since the recess amount of the element isolating portion of such a memory cell that the width of the activated region is relatively narrow is relatively increased, the stress occurring 15 ~~occurred~~ in the substrate, which is caused by the element isolating portion, can be reduced. As a consequence, while the ~~formation of a~~ crystalline defect ~~occurred~~ in the substrate can be suppressed, the margin of the junction leak of the memory cell can be improved.

20 Other objects, features and advantages of the invention will become apparent from the following description of the embodiments of the invention taken in conjunction with the accompanying drawings.

#### BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

25 Fig. 1A to Fig. 1H are schematic diagrams ~~for~~ <sup>illustrating</sup> ~~illustratively indicating~~ a manufacturing ~~step~~ <sup>step</sup> of a gate structure of a semiconductor device according to

an embodiment of the present invention.

Fig. 2 is a schematic diagram for ~~grasping~~<sup>explaining</sup> the semiconductor device according to the embodiment of the present invention.

5 Fig. 3 is a schematic diagram for ~~grasping~~<sup>explaining</sup> the semiconductor device according to the embodiment of the present invention, namely, a diagram for representing a rise of a silicon substrate after an impurity has been implanted into this substrate.

10 Fig. 4 is a diagram for illustratively showing a mechanism as to an occurrence of an element isolating stress, namely, a schematic diagram for ~~grasping~~<sup>explaining</sup> the semiconductor device according to the embodiment of the present invention.

15 Fig. 5 is a schematic diagram for understanding the semiconductor device according to the embodiment of the present invention, namely, a diagram for representing a fall-in amount depending characteristic of an embedding oxide film of a stress ~~occurred~~<sup>occurred</sup> 20 in a surface of a silicon substrate.

Fig. 6 is a schematic diagram for ~~grasping~~<sup>explaining</sup> the semiconductor device according to the embodiment of the present invention, namely, a diagram for indicating a result of the semiconductor device manufactured by an 25 experimental manner based upon the embodiment.

Fig. 7 is a schematic diagram for grasping the semiconductor device according to the embodiment of the present invention, namely, a diagram for showing an

example of another embodiment mode.

Fig. 8 is a schematic diagram for understanding the semiconductor device according to the embodiment of the present invention, namely, a diagram 5 for representing an example of another embodiment mode.

Fig. 9 is a schematic diagram for grasping the semiconductor device according to the embodiment of the present invention, namely, a diagram for showing an example of another embodiment mode.

10 Fig. 10 is a schematic diagram for understanding the semiconductor device according to the embodiment of the present invention, namely, a diagram for representing an example of another embodiment mode.

Fig. 11A to Fig. 11D are schematic diagrams 15 for grasping the semiconductor device according to the embodiment of the present invention, namely, diagrams for showing an example of another embodiment mode.

Fig. 12A to Fig. 12D are schematic diagrams for understanding the semiconductor device according to 20 the embodiment of the present invention, namely, diagrams for representing an example of another embodiment mode.

Fig. 13A to Fig. 13D are schematic diagrams for grasping the semiconductor device according to the 25 embodiment of the present invention, namely, diagrams for showing an example of another embodiment mode.

Fig. 14A to Fig. 14C are schematic diagrams for understanding the semiconductor device according to

the embodiment of the present invention, namely, diagrams for representing an example of another embodiment mode.

Fig. 15A to Fig. 15C are schematic diagrams  
5 for grasping the semiconductor device according to the embodiment of the present invention, namely, diagrams for showing an example of <sup>a further</sup> ~~another~~ embodiment mode.

Fig. 16A and Fig. 16B are schematic diagrams for understanding the semiconductor device according to  
10 the embodiment of the present invention, namely, diagrams for representing an example of another embodiment mode.

Fig. 17 is an explanatory diagram for explaining a block structure of a flash memory  
15 according to a third embodiment mode of the present invention.

Fig. 18 is a partial circuit diagram for indicating an example of a memory array contained in the flash memory of Fig. 17.

20 Fig. 19 is a plan view for indicating a major portion of the memory array shown in Fig. 17.

Fig. 20 is a plan view for showing the same plane region as that of Fig. 19, and for indicating a major portion of a layout layer located higher than  
25 that of Fig. 3.

Fig. 21A is a sectional view for showing a major portion of the memory array, taken along a line A-A of Fig. 19.

Fig. 21B is a sectional view for indicating a major portion of a peripheral circuit region.

Fig. 22 is a sectional view for representing a major portion of the memory array, taken along a line 5 B-B of Fig. 19.

Fig. 23 is a plan view for showing a major portion of the flash memory of Fig. 17 during <sup>a</sup>  
manufacturing step thereof.

Fig. 24 is a sectional view for showing a 10 major portion of the flash memory during the same manufacturing step as that of Fig. 23.

Fig. 25 is a sectional view for representing a major portion of the same portion as that of Fig. 24 during <sup>a</sup>  
manufacturing step of the flash memory  
15 subsequent to Fig. 23 and Fig. 24.

Fig. 26 is a plan view for indicating a major portion of the same portion as that of Fig. 23 during <sup>a</sup>  
manufacturing step of the flash memory subsequent to  
Fig. 25.

20 Fig. 27 is a sectional view for indicating a major portion of the same portion as that of Fig. 24 as to the flash memory during the same manufacturing step as that of Fig. 26.

Fig. 28 is a sectional view for representing 25 a major portion of the same portion as that of Fig. 24 during manufacturing step of the flash memory subsequent to Fig. 26 and Fig. 27.

Fig. 29 is a plan view for indicating a major

portion of the same portion as that of Fig. 23 during manufacturing step of the flash memory subsequent to Fig. 28.

Fig. 30 is a sectional view for indicating a  
5 major portion of the same portion as that of Fig. 24 as  
to the flash memory during the same manufacturing step  
as that of Fig. 29.

Fig. 31 is a plan view for representing a  
major portion of the same portion as that of Fig. 23  
10 during manufacturing step of the flash memory  
subsequent to Fig. 29 and Fig. 30.

Fig. 32 is a sectional view for indicating a  
major portion of the same portion as that of Fig. 24 as  
to the flash memory during the same manufacturing step  
15 as that of Fig. 31.

Fig. 32 is a sectional view for indicating a  
major portion of the same portion as that of Fig. 24 as  
to the flash memory during the same manufacturing step  
as that of Fig. 31.

20 Fig. 33 is a plan view for representing a  
major portion of the same portion as that of Fig. 23  
during manufacturing step of the flash memory  
subsequent to Fig. 31 and Fig. 32.

Fig. 34 is a sectional view for indicating a  
25 major portion of the same portion as that of Fig. 24 as  
to the flash memory during the same manufacturing step  
as that of Fig. 33.

Fig. 35 is a sectional view for representing

a major portion of the same portion as that of Fig. 24 during manufacturing step of the flash memory subsequent to Fig. 33 and Fig. 34.

Fig. 36 is a sectional view for indicating a  
5 major portion of the same portion as that of Fig. 24  
during manufacturing step of the flash memory  
subsequent to Fig. 35.

Fig. 37 is a sectional view for indicating a  
major portion of the same portion as that of Fig. 24  
10 during manufacturing step of the flash memory  
subsequent to Fig. 36.

Fig. 38 is a plan view for indicating a major  
portion of the same portion as that of Fig. 23 during  
manufacturing step of the flash memory subsequent to  
15 Fig. 37.

Fig. 39 is a sectional view for indicating a  
major portion of the same portion as that of Fig. 24 as  
to the flash memory during the same manufacturing step  
as that of Fig. 38.

20 Fig. 40 is a plane view for representing a  
major portion of the same portion as that of Fig. 23  
during manufacturing step of the flash memory  
subsequent to Fig. 38 and Fig. 39.

Fig. 41 is a sectional view for indicating a  
25 major portion of the same portion as that of Fig. 24 as  
to the flash memory during the same manufacturing step  
as that of Fig. 40.

Fig. 42 is a sectional view for representing

a major portion of the same portion as that of Fig. 24 during manufacturing step of the flash memory subsequent to Fig. 40 and Fig. 41.

#### DETAILED DESCRIPTION OF THE INVENTION

5 Next, various embodiments of the present invention will now be explained. It should be noted that the present invention is not limited only to the below-mentioned embodiment modes, but may be modified as other embodiment modes which may achieve similar effects to those of the below-explained embodiment modes.

10 Referring now to Fig. 1A to Fig. 1H, Fig. 9 and Fig. 10, manufacturing steps of a semiconductor device according to an embodiment of the present invention will be described. Fig. 9 is a plan layout diagram, Fig. 1A to Fig. 1H are sectional diagrams of the semiconductor device, taken along a line A to A' of Fig. 9. Fig. 10 is a sectional view for indicating the semiconductor device after a fall-in of an embedding 15 oxide film has been formed, taken along a line B to B' of Fig. 9.

20 (1). A shallow trench is formed in a silicon substrate 100, and a thermal oxide film 102 having a thickness from 5 to 30 nm is formed by thermally 25 oxidizing an inside of this shallow trench at a temperature of approximately 1000°C. Thereafter, an embedding insulating film is embedded inside the

trench. For example, an embedding oxide film 103 such as a silicon oxide is embedded, which has been formed by way of either a CVD (Chemical Vapor Deposition) method or a sputtering method. For instance, the 5 method of forming this shallow trench may be realized by employing the below-mentioned method. That is, after both a pad oxide film and a silicon nitride film have been deposited on the silicon substrate 100 and then are patterned, a trench having a depth from 200 to 10 400 nm is formed in the silicon substrate 100 by employing the dry etching method while this silicon nitride film is employed as a mask.

Thereafter, the embedding oxide film may be preferably made accurate. For instance, the resulting 15 silicon substrate is annealed for 1 hour to 2 hours at a temperature of 1000°C to 1150°C within either a diluted oxidation atmosphere or a nitrogen gas atmosphere or Ar <sup>gas</sup> atmosphere. In addition, after an extra embedding oxide film 103 formed on the silicon 20 substrate has been flattened by employing a CMP method, or the like and then is removed, an element isolating region (STI region) 119 is formed (see Fig. 1A). Regions other than this element isolating region may constitute an active region 118.

25 (2). The surface of the silicon substrate 100 is thermally treated, or processed at a temperature of 800-1000°C within an oxygen atmosphere so as to form a sacrifice oxide film 125 having a thickness of

approximately 10 nm. While this sacrifice oxide film 125 is employed as a buffer layer, such an impurity as boron, phosphorus, or the like is implanted into this surface of the silicon substrate 100 in concentration 5 of approximately 1E13 (atom/cm<sup>2</sup>) so as to form a well layer 105. Thereafter, the above-described sacrifice oxide film 125 is removed by diluted HF, and then, a gate oxide film 106, a polycrystal silicon film 107, a tungsten film 108, and also, a silicon nitride film 109 10 are sequentially deposited/patterned on the substrate so as to form a gate electrode (see Fig. 1B). In this case, it should be noted that the gate oxide film 106 may not be completely removed.

(3). Thereafter, a resist 104 is deposited, 15 and the resist is ~~left~~<sup>left</sup> on the gate electrode by employing such a mask on which the gate electrode has been patterned. In this case, a dimension of the patterned resist is made slightly larger than a dimension of the mask in order that the entire gate 20 electrode is covered by the resist.

Since the above-described mask is employed in order that the gate oxide film 106 located under the gate edge portion is not removed, a mask to be used may be realized by such a mask which was used when the 25 shallow trench explained in the manufacturing step (1) was formed. Alternatively, if this purpose may be achieved, then, other methods may be employed (Fig. 1C). Also, if such a semiconductor product may be

obtained in which the electric characteristic thereof is not changed even when the gate oxide film 106 formed under the gate edge portion is removed, then the dimension of the patterned resist need not be made 5 larger than the mask dimension. This dimension of the patterned resist may be made equal to such a resist dimension corresponding to the mask dimension.

(4). The embedding oxide film 103 is ~~caused~~  
~~removed~~  
~~to fall~~ from the surface of the silicon substrate 100 10 by employing a dry etching method (see Fig. 1D). Since the gate electrode is employed as the mask, an embedding oxide film formed under the gate electrode is not removed whereas a predetermined thickness of such an embedding oxide film formed in a region other than 15 the above-explained region is removed, so that a stepped portion 126 equal to the fall-in portion is formed in the vicinity of the gate electrode edge portion (see Fig. 10). As apparent from a combined drawing between Fig. 1D and Fig. 10, on a surface of a 20 region (namely, element isolating region) around a portion where the gate electrode to the element isolating region is extended, a stepped portion is made by being added to the embedding oxide film under the gate electrode (see Fig. 10), and a stepped portion is 25 also made with respect to the substrate (see Fig. 1D). This surface implies a boundary surface between the embedding insulating film for forming the element isolating region and a layer which is deposited on this

embedding insulating film.

(5). Thereafter, the resulting substrate is thermally treated at a temperature of 800-1000°C in an oxygen atmosphere so as to form a thermal oxide film 110 having a thickness from 3 to 10 nm on the surface of the silicon substrate, and while this thermal oxide film is employed as a buffer layer, either boron (in case of PMOS) or arsenic (in case of NMOS) is implanted into the silicon substrate 100 in concentration of approximately 1E13 (atom/cm<sup>2</sup>) in order to form a low concentration (low density) layer 111 (see Fig. 1E). In this embodiment, the polycrystal silicon 115 which will constitute an electrode plug is directly deposited on the contact region 120 to be contacted thereto in order to extract the electrode from the silicon substrate 100 in a manufacturing step (8). In such a case that the contact resistance at this time is required to be made lower, a silicide film may be preferably formed after a silicon nitride film 112 of a manufacturing step of Fig. 1F has been patterned. The above-described silicide film corresponds to, for example, CoSi<sub>2</sub>, TiSi<sub>2</sub>, NiSi<sub>2</sub>, and so on.

*been with respect to*  
It should be understood that this embodiment has described such a manufacturing mode *in which* the thermal oxide film 110 has been formed, and then, the impurity (added element) such as *one of* boron and arsenic has been conducted into the silicon substrate.

Alternatively, in view of higher efficiencies of

31 -

manufacturing steps, <sup>before</sup> while the thermal oxide film  $A110$  <sup>110</sup>  
is not formed, <sup>The surface is</sup> ~~the thermal oxide film  $A110$  may be~~  
exposed and the impurity <sup>in</sup> may be conducted into the  
silicon substrate.

5 (6). Thereafter, after a silicon nitride  
film  $A112$  <sup>112</sup> which will constitute an insulating film has  
been deposited, the deposited silicon nitride film  $A112$  <sup>112</sup>  
is patterned, and either boron (in case of PMOS) or  
arsenic (in case of NMOS) is implanted into the exposed  
10 silicon substrate 100 in concentration of approximately  
5E14 to 3E15 (atom/cm<sup>2</sup>). Thereafter, the resulting  
silicon substrate is lamp-annealed for a short time at  
a temperature of, for example, 1000°C so as to form a  
high concentration (high density) layer 114.

15 To form a so-called "an interlayer insulating  
film" by way of the chemical vapor deposition method,  
an oxide film  $A113$  <sup>113</sup> is deposited over the entire  
substrate, and then, the oxide film  $A113$  <sup>113</sup> is flattened  
by way of a CMP method, or the like (see Fig. 1F). In  
20 this case, an insulating film is referred to as such a  
film which is deposited on the embedding oxide film 103  
after the gate electrode has been formed. Also, this  
insulating film implies such a film whose conductivity  
is lower than that of the above-explained semiconductor  
25 substrate.

(7). The oxide film  $A113$  <sup>113</sup> is partially  
removed by way of the anisotropic dry etching method so  
as to form a contact region 120 (see Fig. 1G).

(8). In order to extract an electrode from the silicon substrate 100, polycrystal silicon 115 which will constitute an electrode plug is deposited on the contact region 120, so that a transistor may be 5 accomplished (see Fig. 1H). Also, a wiring layer which is coupled to the above-described electrode plug is formed on a layer located over the oxide film ~~A113~~ <sup>113</sup> corresponding to the above-explained interlayer <sup>7</sup> insulating film, if necessary. It should also be noted 10 that since this electrode plug may have a lower electric resistance value, any metals other than the polycrystal silicon, for example, tungsten may be employed.

Next, operations/effects of the present 15 invention will now be described. Fig. 2 indicates a TEM (Transmission Electron Microscope) image of the region ("c" of Fig. 1H) in the vicinity of the gate edge portion in the case that the transistor is manufactured by omitting the above-described 20 manufacturing steps (3) and (4), which may constitute this embodiment. As can be understood from Fig. 2, a crystalline defect occurs from the region in the vicinity of the edge portion of the silicon nitride, ~~and~~ furthermore, the surface of the silicon substrate 25 rises into which the impurity has been implanted. Considering this rise, it is so conceivable that a high stress may be produced in the region into which the impurity has been implanted. This stress (impurity-

caused stress) has been evaluated by measuring a camber amount of the silicon substrate. As a result, as graphically represented in Fig. 3, after the impurity has been embedded, such a compression stress having a 5 magnitude of approximately -350 MPa may occur up to the implantation amount of  $5E14$  pieces  $\cdot$   $cm^{-2}$ , and a compression stress having a magnitude of approximately -500 MPa may occur up to the implantation amount of  $3E15$  pieces  $\cdot$   $cm^{-2}$ , namely, it can be understood that 10 the stress is increased in connection with the increase of the concentration. This fact may be conceived. That is, when the impurity is implanted into the silicon substrate, implanted atoms are present at positions among lattices of silicon atoms, so that high 15 stresses may occur in the implanted region. Also, this rise may be conceived as follows. That is, after the thermal treatment subsequent to the implantation of the impurity, the impurity atoms are substituted by the silicon atoms, and furthermore, excessive atoms 20 corresponding to the implanted impurity may rise.

There are large numbers of such crystalline defects in such a case that an element isolating region (STI region) is located in the vicinity of a region into which an impurity has been implanted. This STI 25 structure corresponds to such a structure that a trench is formed in a silicon substrate, and then, an embedding oxide film is embedded in this trench. Since an active width of this STI structure can be secured

which is just fitted to a mask dimension as compared with the conventional LOCOS structure, it is preferable to use this STI structure after 0.25  $\mu\text{m}$  process.

However, this STI structure may cause such a risk that 5 higher compression stresses may be produced in the silicon substrate, and thus, crystalline defects may occur. A stress generation mechanism by such an STI structure will now be explained as follows (see Fig. 4).

Fig. 4 schematically shows a condition of a 10 silicon substrate portion of an active region which is located adjacent to an ~~STI~~ <sup>STI</sup> region having both the embedding oxide film 103 and the thermal oxide film 102. Since a large number of the silicon substrate oxidization steps are present in the transistor forming 15 steps, oxygen which may constitute an oxidation seed is diffused via the embedding oxide film 103 inside the trench, so that an oxide film may be grown on the side wall of the trench. When Si (silicon) is changed into  $\text{SiO}_2$  (silicon oxide), a volume expansion of  $\text{SiO}_2$  becomes 20 approximately two times larger than a volume expansion of Si. Since this volume expansion receives a restriction made by the embedding oxide film 103, higher compression stresses (STI stresses) are produced in the silicon substrate.

25 It is so conceivable that a crystalline defect may be caused by such a fact that an impurity-caused stress receives a large restriction due to this STI stress. In other words, in order to prevent an

*the following discussion shows*

occurrence of such a crystalline defect, ~~This is~~ how to release this impurity-caused stress at a first stage, and then, how to reduce the STI stress which restricts the impurity-caused stress at a second stage.

5 The following solution ~~may~~ be conceived.  
*Since*  
That is, since the embedding oxide film of the STI region is caused to fall from the silicon substrate, the side wall (namely, A portion of Fig. 5) of the trench becomes a free surface, so that the impurity-caused stress can be released and the STI stress can be reduced. Fig. 5 graphically represents an analysis as to an embedding oxide film fall-in amount dependent characteristic of a stress which is produced on the silicon substrate surface in the case that after the 10 STI structure has been formed, the impurity is implanted thereinto. This analysis is carried out under such a condition that the active width is 0.5  $\mu\text{m}$ ; the trench width of the STI structure is 0.3  $\mu\text{m}$ ; the depth of the trench is 0.35  $\mu\text{m}$ ; and the implanting 15 depth of the impurity is 40 nm. An abscissa of Fig. 5 indicates a fall-in amount (symbol "B" of Fig. 5) of the embedding oxide film, and an ordinate of Fig. 5 indicates a stress which is produced on the surface of the silicon substrate. The stress which is produced on 20 the silicon substrate surface is not so reduced in such a case that the fall-in amount of the embedding oxide film is present within an impurity implanting region (namely, shorter than 40 nm of impurity implanting 25

depth). However, when this fall-in amount of the embedding oxide film exceeds the impurity implanting region, this stress is rapidly reduced, and then this stress may become a substantially constant stress value

5 when the fall-in amount of the embedding oxide film becomes an approximately half value of the trench depth, or shorter. The following fact can be revealed. That is, since the embedding oxide film of the STI region is caused to fall from the silicon substrate

10 surface, the stress produced on the substrate surface can be reduced. Fig. 6 indicates such an experimental model that a transistor has been manufactured based upon this result. Fig. 6 shows a place which corresponds to the place of Fig. 2. Fig. 6 indicates

15 such a result that while the transistor has been manufactured as the experimental model in accordance with the embodiment, the embedding oxide film was caused to fall by 50 nm from the substrate surface. It could become apparent that the crystalline defect

20 ~~occurred~~ <sup>occurred</sup> in Fig. 2 does not occur, and therefore, this method of the present invention may become effective.

As previously explained, since the embedding oxide film of the STI region is caused to fall from the silicon substrate surface, the impurity-caused stress

25 can be released, and/or, the STI stress which restricts the impurity-caused stress can be furthermore ~~be~~ <sup>to</sup> reduced. This can contribute <sup>to</sup> the prevention of this crystalline defect.

In this embodiment, in the manufacturing step (8), the polycrystal silicon 115 which will constitute the electrode plug is directly deposited on the contact region 120 so as to be contacted thereto in order to 5 extract the electrode from the silicon substrate 100.

In this case, when the contact resistance must be made low, after the silicon nitride film <sup>112</sup>~~112~~ of the step shown in Fig. 1F has been patterned, the silicide film may be preferably formed. This silicide film 10 corresponds to, for example,  $\text{COSi}_2$ ,  $\text{TiSi}_2$ ,  $\text{NiSi}_2$ , and the like.

Also, as indicated in Fig. 5, it is preferable to make the fall-in amount of the embedding oxide film deeper than an implanting depth of an 15 impurity in view of the stress reducing effect. In this specification, the expression "impurity implanting depth" implies such a value of " $R_p + \sigma$ " which is defined by adding standard deviation " $\sigma$ " of an impurity concentration fluctuation to a distance " $R_p$ ." This 20 distance " $R_p$ " is defined from the surface of the silicon substrate up to an impurity peak concentration position located in this silicon substrate. This impurity implanting depth corresponds to such a portion that a concentration depth becomes uniform at the position "C" 25 of the manufacturing step of Fig. 1H. Since the peak concentration depths are largely changed in both the gate electrode edge portion and the element isolating portion edge portion, an impurity implanting depth may

be measured in such a region having a shallow peak concentration depth, which is sandwiched by these edge portions.

For example, an impurity implanting depth may 5 be measured in an intermediate portion (for example, 1/2 place) of the distance between a side wall edge portion (otherwise, gate electrode edge portion in case that side wall is not provided) of a substrate and an element isolating trench edge portion.

10 It should be noted that this impurity implanting depth may be measured by way of, for example, energy-dispersive X-ray (EDX).

Concretely speaking, it is preferable to provide such a fall-in amount of the embedding oxide 15 film, which is equal to a depth of peak concentration of an impurity, or more preferably equal to a depth which is 1.5 times longer than the above-described peak concentration depth, or, further preferably, a depth which is 2.0 times longer than, or more the peak 20 concentration depth.

Otherwise, in view of the stress reducing effect, the embedding oxide film may be caused to fall by a distance longer than, or equal to 50 nm based upon the stress reducing effect of Fig. 5. It is a proper 25 solution that an upper limit fall-in amount is selected to be smaller than, or equal to approximately 200 nm corresponding to such a stable region that a variation of the effects may become small. Even when the upper

limit fall-in amount is made larger than 200 nm, there is such a risk that a conspicuous increase of the effect cannot be expected. Also, it is a proper solution that the upper limit fall-in amount may be 5 suppressed lower than, or equal to 200 nm in view of another aspect that since the film is deposited on this film in the subsequent manufacturing step, the stepped portion is reduced. Although the above-explained effect may be deteriorated, the transistor may have the 10 fall-in amount of the embedding oxide film longer than, or equal to, for example, 40 nm by considering the relationship of the impurity implanting region, or for 15 the sake of manufacturing convenience.

As previously explained, while considering 20 such a case that the peak of the low-concentration impurities is different from the peak of the high-concentration impurities, which are conducted into the substrate, the impurity peak concentration may be judged based upon the concentration peak in the high-concentration impurities.

Also, as a region deeper than a concentration peak of an impurity is located from a surface of a semiconductor substrate, the concentration of the conducted impurity is lowered. A recess amount of an 25 element isolating film from the surface of the semiconductor substrate should be kept lower than such a depth of a junction plane where impurity concentration which constitutes a well is equal to

implanted impurity concentration, which is a preferable technical aspect in view of an electric characteristic of a semiconductor device which will be thereafter formed. In view of a suppression of lowering the 5 electric characteristic of a semiconductor device which will be thereafter formed. In view of a suppression of lowering the electric characteristic under stable condition by securing <sup>a</sup> sufficiently large margin irrespective of alignment error and the like, the 10 recess amount may be preferably kept lower than, or equal to 80% of the depth of the above-described junction plane.

In this embodiment, while the resist is employed as the mask, the embedding oxide film within 15 the element isolating region has been removed by way of the dry etching method. Apparently, other removing methods may also be employed.

As a manufacturing process of this alternative case, although such a manufacturing process 20 similar to the above-described manufacturing process shown in Fig. 1A to Fig. 1H may be basically employed, there is such a feature that the below-mentioned manufacturing steps instead of those shown in Fig. 1C to Fig. 1E are carried out.

25 That is, the below-mentioned manufacturing steps (1) and (2) are executed before the manufacturing step of Fig. 1F. As a result, a fall-in portion may be relatively easily formed in the embedding oxide film

103.

(1). An impurity such as either boron (in case of PMOS) or arsenic (in case of NMOS) is implanted into the silicon substrate 100 in concentration of 5 approximately  $1E13$  (atom/cm $^2$ ) so as to form a low concentration layer 111. Thereafter, after a silicon nitride film  $\text{A112}^{1/2}$  which will constitute an insulating film has been deposited, the deposited silicon nitride film  $\text{A112}^{1/2}$  is patterned (see Fig. 16A).

10 (2). While the silicon nitride film  $\text{A112}^{1/2}$  is employed as a mask, the embedding oxide film 103 is caused to fall from the surface of the silicon substrate 100 by employing the dry etching method. Then, an impurity such as either boron (in case of 15 PMOS) or arsenic (in case of NMOS) is implanted into the exposed silicon substrate 100 in concentration of approximately  $5E14$  to  $3E15$  (atom/cm $^2$ ) so as to form a high concentration layer 114 (see Fig. 16B).

Subsequently, the resulting silicon substrate 20 100 is maintained at the temperature of approximately  $1000^{\circ}\text{C}$  for a short time duration by way of the lamp anneal. Since the crystal structure which has been disturbed by implanting the impurity is recrystallized, a substrate surface of such a region where the above- 25 explained high concentration layer 114 has been formed may be set to a better condition as a contact.

As a result, since the positioning operation by using the self-alignment technique can be carried

out as compared with such a case that the positioning operation by using the resist is performed, a fluctuation of a device characteristic can be reduced. Also, this positioning operation may be applied to form 5 very fine patterns. While the resist forming step of Fig. 1C is omitted, as indicated in Fig. 16A and Fig. 16B, the etching treatment is carried out for a longer time than that of the case corresponding to Fig. 1, so that the recess of the element isolating region can be 10 formed in a higher effective manner.

The above-explained description describes that when the gate electrode is patterned in Fig. 1B, the silicon oxide film formed on the silicon substrate provided at the peripheral area of the gate electrode 15 is removed. Alternatively, other embodiment modes may be conducted.

For instance, in Fig. 1B, when the gate electrode is patterned, the gate electrode may be formed without removing the thermal oxide film formed 20 on the silicon substrate located at the peripheral area of the gate electrode. Such an embodiment mode is disclosed in which in the step for forming/patterning the silicon nitride film <sup>112</sup> ~~112~~ on this side wall portion, the silicon substrate between the gate 25 electrode and the element isolating portion is exposed. Alternatively, the following embodiment mode may be carried out.

For instance, in the step for

forming/patterning the insulating film of the side wall of the gate electrode side wall, an etching amount is made smaller than that of the above-explained embodiment mode in order that such an oxide film as a 5 pad oxide film may be left on the surface of the silicon substrate 100 of the above-described region. As a result, the step for forming the thermal oxide film <sup>110</sup> ~~A110~~ shown in Fig. 1E may be omitted, or may be reduced.

10 It should also be noted that the embedding oxide film is caused to uniformly fall from the silicon substrate surface in Fig. 1D. Alternatively, when even such a portion of the embedding oxide film falls from the silicon substrate surface, there is a similar 15 effect. Alternatively, a majority of STI regions may be caused to fall among such SGI regions sandwiched by forming the element isolating layers sandwiched in the element forming regions (concretely speaking, such an arrangement may be formed in such a manner that a 20 majority of surface regions of element isolating layers in a sectional plane drawn to be sandwiched by element forming regions).

As another fall-in measuring place, upper edge portions of the embedding insulating film may be 25 compared with each other.

As another embodiment mode, Fig. 7 indicates such a structure in <sup>a</sup> ~~the~~ <sup>in which</sup> case ~~that~~ the above-explained manufacturing steps are changed in such a manner that

the fall-in portion of the embedding oxide film is formed before the gate electrode is formed. As represented in Fig. 7, there is a risk that the gate electrode film is formed in such a manner that this 5 gate electrode film moves around an upper edge portion "A" of an STI trench. It is preferable to execute the formation of the fall-in portion of the embedding oxide film after the gate electrode has been formed in the above-described step (2) in view of suppressing 10 electric changes, for example, electric fields are concentrated <sup>in</sup> ~~to~~ the trench upper edge portion, and a threshold voltages of an MOS transistor is shifted.

As apparent from the foregoing description, in view of products having a small degree of these 15 adverse influences and other aspects, the formation of the fall-in portion of the embedding oxide film may be carried out after the STI region has been formed (after manufacturing step (1)) before the transistor having the gate electrode is manufactured.

20 There are many possibilities that the crystalline defect occurs in such a case that the impurity is implanted into the silicon substrate, and thereafter, the crystal recovery annealing treatment is carried out. To this end, it is effective to execute 25 the formation of the fall-in portion of the embedding oxide film before this crystal recovery annealing treatment. <sup>(i.e., ~~recessed~~)</sup>

Also, when an STI structure is manufactured

as indicated in Fig. 11A to Fig. 11D as the manufacturing method for the STI structure, this manufacturing method may especially become effective. This is because such a lowered region can be hardly 5 formed in which a region adjacent to the trench of the embedding oxide film 103 is located lower than the surface of another embedding oxide film 103.

(1). After a pad oxide film 121 having a thickness of approximately 10 nm and a silicon nitride 10 film B122 having a thickness of approximately 150 nm have been deposited on a silicon substrate 100 and these deposited films have been patterned, an oxide film B123 is deposited on this silicon nitride film B122. This oxide film B123 is left on side walls of 15 edge portions of both the pad oxide film 121 and the silicon nitride film B122 by employing such a dry etching method capable of selectively etching away only 1 a depth direction of this oxide film B121 (see Fig. 11A).

20 (2). While the oxide film B123 is employed as a mask, a trench having a depth of approximately 200 to 400 nm is formed in the silicon substrate 100 (see Fig. 11B).

(3). An internal portion of this trench is 25 thermally oxidized at a temperature of about 1000°C so as to form a thermal oxide film 102 having a thickness of 5 to 30 nm. Thereafter, an embedding insulating film is embedded inside the trench. For instance, such

an embedding oxide film 103 as a silicon oxide which has been formed by way of either the CVD method or the sputtering method is embedded into the trench. Then, the resulting substrate is annealed for 1 hour to 2 5 hours at a temperature of 1000°C to 1150°C within either a diluted oxygen atmosphere or an N<sub>2</sub> atmosphere (see Fig. 11C).

(4). The embedding oxide film 103 is flattened by way of the CMP method, while the silicon 10 nitride film <sup>122</sup>~~B122~~ is employed as a stopper. Thereafter, the silicon nitride film <sup>122</sup>~~B122~~ and the pad 15 oxide film <sup>121</sup>~~B121~~ are removed by employing phosphoric acid and hydrogen fluorine which are heated at a temperature of 150 to 200°C, respectively (see Fig. 11D). Since such a manufacturing method of the STI structure is employed, the embedding oxide film 103 may be deposited on the silicon substrate 100 by a distance "d" shown in Fig. 11D, and the above-explained lowered region of the embedding oxide film 103 can be hardly 20 formed. In the case of such a manufacturing method, this method for forcibly forming the fall-in portion of the embedding oxide film may especially become effective.

Since the above-described manufacturing 25 method is employed, a portion of the gate electrode is located in the element isolating region. Among the boundary planes of the embedding insulating film in the element isolating region, which are located opposite to

the film deposited on this embedding insulating film, a first boundary plane in a first element isolating region where the gate electrode is positioned is formed at a such a position higher than a second boundary 5 plane in a second element isolating region which is located around the first element isolating region. The transistor may be formed which owns such a relationship that the surface of the semiconductor device in the region where the gate electrode is arranged is located 10 between the first boundary plane and the second boundary plane.

Furthermore, as indicated in Fig. 12A to Fig. 12D, when an STI structure is manufactured as the method of manufacturing the STI structure, the above- 15 described lowered region of the embedding oxide film 103 can be hardly formed. As a result, the present invention may be especially effective even when this STI structure manufacturing method is employed.

(1). After a pad oxide film 121 having a 20 thickness of approximately 10 nm and a silicon nitride film B122 having a thickness of approximately 150 nm have been deposited on a silicon substrate 100 and these deposited films have been patterned, while this silicon nitride film B122 is employed as a mask, a 25 trench having a depth of approximately 200 to 400 nm is formed in the silicon substrate 100. Thereafter, an internal portion of this trench is thermally oxidized at a temperature of about 1000°C so as to form a thermal

oxide film 102 having a thickness of 5 to 30 nm (see Fig. 12A).

(2). An embedding insulating film is embedded inside the trench. For example, such an embedding oxide film 103, as a silicon oxide <sup>✓</sup> which has been formed by way of either the CVD method or the sputtering method <sup>✓</sup> is embedded into the trench. Then, the resulting substrate is annealed for 1 hour to 2 hours at a temperature of 1000°C to 1150°C within either a diluted oxygen atmosphere or an N<sub>2</sub> atmosphere so as to make the embedding oxide film 103 accurate.

Thereafter, the embedding oxide film 103 is flattened by way of the CMP method, while the silicon nitride film <sup>122</sup> ~~B122~~ is employed as a stopper (see Fig. 12B).

(3). The silicon nitride film <sup>122</sup> ~~B122~~ is removed by employing phosphoric acid and hydrogen fluorine which are heated at a temperature of 150 to 200°C (see Fig. 12C).

(4). An oxide film <sup>123</sup> ~~B123~~ is deposited on the silicon substrate 100, and then, this oxide film <sup>123</sup> ~~B123~~ is left only on a side wall of the embedding oxide film 103 by employing such a dry etching method capable of selectively etching away this oxide film <sup>123</sup> ~~B123~~ along only the depth direction thereof (see Fig. 12D).

Thereafter, the resulting silicon substrate may be alternatively annealed at a temperature of approximately 1000°C in order to make the oxide film <sup>123</sup> ~~B123~~ accurate.

Since such an STI structure manufacturing method is employed, the embedding oxide film 103 is deposited on the silicon substrate only by such a distance " $d$ " shown in Fig. 12D, so that the above-5 described lowered region of the embedding oxide film 103 can be hardly formed. As a result, the present invention may be especially effective even when this STI structure manufacturing method is employed.

Furthermore, as indicated in Fig. 13A to Fig. 10 13D, when an STI structure is manufactured as the method of manufacturing the STI structure, the above-described lowered region of the embedding oxide film 103 can be hardly formed. As a result, the present invention may be especially effective even when this 15 STI structure manufacturing method is employed.

(1). After a pad oxide film 121 having a thickness of approximately 10 nm and a silicon nitride film  $B122$  having a thickness of approximately 200 to 250 nm have been deposited on a silicon substrate 100 and these deposited films have been patterned, while the silicon nitride film  $B122$  is employed as a mask, a trench having a depth of approximately 200 to 400 nm is formed in the silicon substrate 100 (see Fig. 13A).

(2). Thereafter, a portion of the silicon nitride film  $B122$  is removed by using phosphoric acid which has been heated at a temperature of approximately 150 to 200°C, and the silicon nitride film  $B122$  is caused to retreat by a distance of 20 to 50 nm from the

trench upper edge portion of the silicon substrate 100 (see Fig. 13B).

(3). An internal portion of this trench is thermally oxidized at a temperature of about 1000°C so 5 as to form a thermal oxide film 102 having a thickness of 5 to 30 nm. Furthermore, an embedding insulating film is embedded inside the trench. For instance, such an embedding oxide film 103 as a silicon oxide<sup>Y</sup> which has been formed by way of either the CVD method or the 10 sputtering method<sup>Y</sup> is embedded into the trench. Then, the resulting substrate is annealed for 1 hour to 2 hours at a temperature of 1000°C to 1150°C within either a diluted oxygen atmosphere or an N<sub>2</sub> atmosphere so as to make the embedding oxide film 103 accurate (see Fig. 15 13C).

(4). The embedding oxide film 103 is flattened by way of the CMP method, while the silicon nitride film <sup>122</sup>~~B122~~ is employed as a stopper. Thereafter, the silicon nitride film B122 and the pad 20 oxide film <sup>121</sup>~~B121~~ are removed by employing phosphoric acid and hydrogen fluorine which are heated at a temperature of 150 to 200°C, respectively (see Fig. 13B). Since such a manufacturing method of the STI structure is employed, the embedding oxide film 103 may 25 be deposited on the silicon substrate 100 by a distance "d" shown in Fig. 13D, and the above-explained lowered region of the embedding oxide film 103 can be hardly formed. In the case of such a manufacturing method,

this method for forcibly forming the fall-in portion of the embedding oxide film may especially become effective.

Furthermore, as indicated in Fig. 14A to Fig.

5 14C, when an STI structure is manufactured as the method of manufacturing the STI structure, the above-described lowered region of the embedding oxide film 103 can be hardly formed. As a result, the present invention may be especially effective even when this  
10 STI structure manufacturing method is employed.

(1). After a pad oxide film 121 having a thickness of approximately 10 nm and a silicon nitride film <sup>122</sup> ~~B122~~ having a thickness of approximately 150 nm have been deposited on a silicon substrate 100 and  
15 these deposited films have been patterned, while the silicon nitride film <sup>122</sup> ~~B122~~ is employed as a mask, a trench having a depth of approximately 200 to 400 nm is formed in the silicon substrate 100. Thereafter, an internal portion of this trench is thermally oxidized  
20 at a temperature of about 1000°C so as to form a thermal oxide film 102 having a thickness of 5 to 30 nm by employing <sup>an</sup> ~~employed~~ an ISSG (In-Situ Steam Generation) oxidizing furnace which is manufactured by AMAT corporation. In the ISSG oxidizing system, water vapor which may  
25 constitute oxidizing agent is not formed outside this furnace, but both hydrogen and oxygen are conducted into the furnace in order to form water vapor. Thus, not only silicon but also a silicon nitride film may be

oxidized. As a consequence, an oxide film may be formed on the surface of the silicon nitride film B122, so that this silicon nitride film B122 may be caused to retreat from the trench upper edge portion (see Fig. 14A).

5 14A).

(2). An embedding insulating film is embedded inside the trench. For instance, such an embedding oxide film 103 as a silicon oxide which has been formed by way of either the CVD method or the sputtering method is embedded into the trench. Then, the resulting substrate is annealed for 1 hour to 2 hours at a temperature of 1000°C to 1150°C within either a diluted oxygen atmosphere or an N<sub>2</sub> atmosphere so as to make the embedding oxide film 103 accurate.

10 15 Thereafter, the embedding oxide film 103 is flattened by way of the CMP method, while the silicon nitride film B122 is employed as a stopper (Fig. 14B).

(3). The silicon nitride film B122 and the pad oxide film B121 are removed by employing phosphoric acid and hydrogen fluorine which are heated at a temperature of 150 to 200°C, respectively (see Fig. 14C).

Since such a manufacturing method of the STI structure is employed, the embedding oxide film 103 may be deposited on the silicon substrate 100 by a distance "d" shown in Fig. 14C, and the above-explained lowered region of the embedding oxide film 103 can be hardly formed. In the case of such a manufacturing method,

this method for forcibly forming the fall-in portion of the embedding oxide film may especially become effective.

Furthermore, as indicated in Fig. 15A to Fig. 5 15C, when an STI structure is manufactured as the method of manufacturing the STI structure, the above-described lowered region of the embedding oxide film 103 can be hardly formed. As a result, the present invention may be especially effective even when this 10 STI structure manufacturing method is employed.

(1). After a pad oxide film 121 having a thickness of approximately 10 nm, a polycrystal silicon film (otherwise, amorphous silicon film) 124 having a thickness of approximately 10 to 50 nm, and a silicon 15 nitride film <sup>122</sup> ~~B122~~ having a thickness of approximately 150 nm have been sequentially deposited on a silicon substrate 100 and these deposited films have been patterned, while the silicon nitride film <sup>122</sup> ~~B122~~ is employed as a mask, a trench having a depth of 20 approximately 200 to 400 nm is formed in the silicon substrate 100. Thereafter, an internal portion of this trench is thermally oxidized at a temperature of 1000°C to 1150°C so as to form a thermal oxide film 102 having a thickness of 5 to 30 nm. In this case, since the 25 polycrystal silicon film 124 is oxidized, an oxide film having a thick thickness may be formed on a trench upper edge portion on the silicon substrate 100 (see Fig. 15A).

(2). An embedding insulating film is embedded inside the trench. For instance, such an embedding oxide film 103 as a silicon oxide<sup>✓</sup> which has been formed by way of either the CVD method or the 5 sputtering method<sup>✓</sup> is embedded into the trench. Then, the resulting substrate is annealed for 1 hour to 2 hours at a temperature of 1000°C to 1150°C within either a diluted oxygen atmosphere or an N<sub>2</sub> atmosphere so as to make the embedding oxide film 103 accurate (see Fig. 10 15B).

(3). Thereafter, the embedding oxide film 103 is flattened by way of the CMP method, while the silicon nitride film B122 is employed as a stopper. Both the silicon nitride film <sup>122</sup>~~B122~~ and the pad oxide 15 film <sup>121</sup>~~B121~~ are removed by employing phosphoric acid and hydrogen fluorine which are heated at a temperature of 150 to 200°C, respectively (see Fig. 15C).

Since such a manufacturing method of the STI structure is employed, the embedding oxide film 103 may 20 be deposited on the silicon substrate 100 by a distance "d" shown in Fig. 15C, and the above-explained lowered region of the embedding oxide film 103 can be hardly formed. In the case of such a manufacturing method, this method for forcibly forming the fall-in portion of 25 the embedding oxide film may especially become effective.

Furthermore, an HDP film which has been manufactured by employing high-density plasma of 1E10

to  $1E12$  atom/cm<sup>3</sup> as the method of manufacturing the embedding oxide film owns higher concentration than that of such a film which has been formed by way of either the CVD method or the sputtering method, and can

5 be hardly removed by hydrogen fluorine. As a consequence, this HDP film can be hardly removed when the pad oxide film 121 and the sacrifice oxide film 125 are removed which are no longer required, and also, the above-explained lowered region can be hardly formed.

10 Thereafter, in such a case that the HDP film is used, this method may especially become effective.

As the method of lowering the stress of the STI, there are ~~two~~<sup>two</sup> methods. That is, in the first method, after the thermal oxide film 2 has been formed

15 in the manufacturing step (1), the resulting substrate is thermally treated within NO gas, so that an oxynitride is formed on both the silicon substrate and the two boundary planes of the thermal oxide film.

Also, in the second method, the resulting substrate is exposed to nitrogen plasma so as to form an oxynitride on two surfaces of the thermal oxide film. These two reducing methods may suppress diffusion of oxygen so as to lower the STI stress, but cannot completely prevent this diffusion of oxygen. As a consequence, even in

20 the case that these reducing methods are carried out, this method may become effective.

In other words, in such a case that there is a stress which is produced due to the STI reason, this

method may become effective.

Also, in the above-described embodiment, various structures related to field-effect transistors such as DRAMs and general-purpose MOSs have been 5 described. When the inventive idea of the present invention is applied to semiconductor devices in which oxidation amounts of trenches are large such as flash memories, the present invention can have large effects.

Referring now to drawings, a semiconductor 10 device according to a third embodiment of the present invention will be described in detail. It should be noted that the same reference numerals will be employed as those for denoting the structural elements having the same functions, and therefore, repetitive 15 explanations thereof are omitted.

Also, in this embodiment, it should be understood that an MOSFET (Metal Oxide Semiconductor Field-Effect Transistor) will be referred to as a general term of a "field-effect transistor", and will 20 be abbreviated as an "MOS"; a p-channel type MOSFET will be abbreviated as a "PMOS"; an n-channel type MOSFET will be abbreviated as an "NMOS."

In this third embodiment, a description is made of such a case that the inventive idea of the 25 present invention is applied to, for example, a flash memory having a storage capacity of 512 MB (megabits). It should also be noted that the present invention is not limited only to such a flash memory having the

storage capacity of 512 MB, but may be applied to various sorts of flash memories having storage capacities of, for example, 256 MB, *For example, 256MB,* smaller than 512 MB, or *any larger* capacities *large* *including* *larger* than, or equal to 5 512 MB.

Fig. 17 indicates a block construction of the above-described flash memory having the storage capacity of 512 MB according to an embodiment mode. First of all, an outline of the block construction of 10 the flash memory according to this embodiment mode will now be explained.

With respect to a memory array "MARY", a column decoder "XD" for selecting a word line is connected, and also, a row decoder "YD" for selecting a 15 bit line is connected via a sense amplifier data latch "SADL." An input/output buffer "IOB" is connected via a column address buffer "XB" to the column decoder XD, and *also*, is connected via a row address buffer "YB" to the row decoder YD, and *further*, is connected to both 20 the sense amplifier data latch SADL and a control circuit CC. This control circuit CC is connected via a power supply control circuit VCC to both the column decoder XD and the sense amplifier latch SADL.

The control circuit CC is constituted by a 25 command decoder, a power supply switching circuit, and a write/erase circuit. Also, the power supply control circuit VCC is constituted by a base voltage generating circuit, a write/erase voltage generating circuit, and

a verify voltage generating circuit. In this case, the base voltage generating circuit corresponds to such a circuit for generating reference voltages which are inputted to the respective circuits in order that

5 predetermined voltages of the write/erase voltage generating circuit and the verify voltage generating

*are produced*  
circuit.

The memory array MARY is arranged by occupying a majority of a major surface of a

10 semiconductor substrate. This memory array MARY owns a predetermined number of word lines which are arranged in parallel to a horizontal direction (as viewed in this drawing); a predetermined number of bit lines which are arranged in parallel to a vertical direction

15 perpendicular to this horizontal direction; and a large number of two-layer gate structure type memory cells which are arranged in a matrix shape on essential cross points between these word lines and bit lines. The memory cells are group-divided into cell units in which

20  $(m+1)$  pieces of memory cells arranged along the same column are defined as one unit. This cell unit constitutes such a memory cell block that  $(n+1)$  pieces of memory cell units are defined as one unit.

Furthermore, the flash memory according to

25 this embodiment mode employs a so-called "hierarchical bit line system." The bit lines of this memory array MARY are constituted by sub-bit lines and main bit lines. The sub-bit lines are formed by commonly

coupling drains of  $(m+1)$  pieces of memory cells which constitute each of the cell units. The main bit lines are made to which  $(p+1)$  pieces of sub-bit lines arranged on the same column are selectively connected 5 via selecting MOSSs provided on the drain sides.

Sources of  $(m+1)$  pieces of memory cells which constitute each of the cell units of the memory array MARY are commonly jointed to corresponding local source lines, and these local source lines are coupled via the 10 selecting MOSSs provided on the source sides to a common source line. Control gates of  $(n+1)$  pieces of memory cells which are arranged on the same column of the memory array MARY are commonly coupled to the corresponding word lines. Both the selecting MOSSs 15 provided on the drain sides and the selecting MOSSs provided on the source sides are commonly coupled to either  $(p+1)$  pieces of drain-sided block selecting signal lines or  $(p+1)$  pieces of source-sided block selecting signal lines, which are arranged in parallel 20 to the word lines.

Next, Fig. 18 shows a circuit diagram for partially showing a circuit of a memory array contained in the flash memory of Fig. 17. With reference to this drawing, a concrete structure of this memory array will 25 now be explained. These circuits are arranged by NMOSs.

As indicated in Fig. 18, the memory array MARY of the flash memory according to this embodiment

mode contains  $(p+1)$  pieces of memory cell blocks MCB0 to MCBp (in Fig. 18, only memory cell block MCB0, memory cell block MCB1, memory cell block MCB2, and circuit portions related to these memory blocks, which 5 will be similarly applied to the following explanations). Each of these memory cell blocks contains  $(m+1)$  pieces of word lines W00 to W0m, which are arranged in parallel to a horizontal direction of this drawing, and ~~also~~,  $(n+1)$  pieces of main bit lines 10 MBO to MBn (MB), which are arranged in parallel to a vertical direction of this drawing. ~~and~~  $(m+1) \times (n+1)$  pieces of two-layer gate structure type memory cells MC are arranged on essential cross points between these word lines and main bit lines in a matrix shape 15 respectively. Although not specifically limited, the memory array MARY is constructed of, for example, an AND type array. A memory cell which constitutes the memory cell blocks MCB0 to MCBp is group-divided into  $(n+1)$  pieces of cell units CU00 to CU0n, or CU<sub>p</sub>0 to 20 CU<sub>p</sub>n, while  $(m+1)$  pieces of these cell units arranged on the same column are employed as one unit. Drains of  $(m+1)$  pieces of memory cells which constitute these cell units are commonly coupled to corresponding sub-bit lines SB00 to SB0n, or SB<sub>p</sub>0 to SB<sub>p</sub>n, whereas 25 sources of these memory cells MC are commonly coupled to corresponding local source lines SS00 to SS0n, respectively. Also, the sub-bit lines SB00 to SB0n, or SB<sub>p</sub>0 to SB<sub>p</sub>n of each of the cell units are coupled to

the corresponding main bit lines MB0 to MBn via n-channel type drain-sided selecting MOSN1 whose gates are connected to the corresponding block selecting signal lines MD0 to MDp provided on the drain sides,  
5 whereas the local source lines SS00 to SS0n, or SS0 to SSpn of each of the cell units are coupled to a common source line via n-channel type source-sided selecting MOSN3 whose gates are connected to the corresponding block selecting signal lines MS0 to MSp provided on the  
10 source sides.

Each of the cell units of the memory cell blocks MCB0 to MCBp further contains the drains which are commonly coupled to (m+1) pieces of memory cells MC corresponding thereto, namely the sub-bit lines SB00 to  
15 SB0n, or SB0 to SBpn; and the sources which are commonly coupled to (m+1) pieces of memory cells MC corresponding thereto, namely n-channel type shortcircuit MOSN2 which are provided between the local source lines SS00 to SS0n, or SS0 to SSpn,  
20 respectively. The gates of (n+1) pieces of shortcircuit MOSN2 which are contained in each of the memory cell blocks are commonly coupled to the block selecting signal lines SC0 to SCP for selecting the corresponding shortcircuit MOS, respectively.

25 Next, both an element arrangement and an element structure of the flash memory according to this embodiment mode will now be explained with reference to Fig. 19 to Fig. 22. Fig. 19 is a plan view for showing

a major portion of the memory array. Fig. 20 is a plan view for indicating a major portion of a layout layer of an upper layer, as compared with that of Fig. 19, similar to the plane region of Fig. 19. Fig. 21A and 5 Fig. 21B are sectional views for indicating major portions of the memory array and peripheral circuit regions. Fig. 22 is a sectional view of the memory array, taken along a line B to B (namely, such a line that channel portion of memory cell is cut along a Y- 10 direction intersected with word line). A peripheral circuit generally refers to a relative circuit which controls the memory array, and transmits/receives data 15 with respect to this memory array.

It should also be noted that the memory array shown in Fig. 21A corresponds to a sectional view of 15 the memory array, taken along a line A to A (namely, such a line that memory array is cut along elongate direction (X direction) on word line W). In the peripheral circuit region shown in Fig. 21B, circuit 20 elements different from the memory array are formed. Both a low-voltage series NMOS and a low-voltage series PMOS shown in the peripheral circuit region correspond to such MOSs used in the peripheral circuits, the drive voltages of which are relatively low, for example, 25 approximately 1.8V to 3.3V. ~~Although such MOSs used in the peripheral circuits, the drive voltages of which are relatively high, [are formed in this peripheral circuit region, these MOSs]~~ <sup>However, which are</sup> ~~and are formed in the peripheral circuit region!~~ are omitted in this

embodiment mode. Also, in this case, both the sectional views of Fig. 21A and Fig. 21B, and also, the sectional view of Fig. 22 will be mainly explained.

However, a plane structure will be explained with reference to Fig. 19 and Fig. 20 ~~in this Specification~~ <sup>the portion covered by</sup> ~~time to time~~.

A semiconductor substrate 1 which constitutes the above-described semiconductor chip is made of, for example, p type silicon single crystal. A p-well "PWm" made by conducting, for example, boron (B) is formed in the semiconductor substrate 1 of the memory array MARY, whereas both a p-well "PWp" made by conducting, for instance, boron, and also an n-well "NWp" made by conducting, for example, either phosphor (P) or arsenic (As) are formed in the semiconductor substrate 1 of the peripheral circuit region.

Although not specifically limited, the p-well PWm is ~~fetched by an embedding~~ <sup>thereby</sup> ~~embedding in~~ n-well NWm which is ~~formed in~~ <sup>shown as</sup> ~~an under layer thereof, and an~~ <sup>the</sup> n-well NWp ~~which~~ is formed on the side portion of the p-well PWm, and is electrically isolated from the semiconductor substrate 1. ~~This embedding~~ <sup>The</sup> n-well NWm is made by conducting, for example, either phosphor or ~~arsenide~~ <sup>arsenic</sup>, into the semiconductor substrate 1, and may have such a function capable of suppressing, or avoiding ~~that~~ noise produced from other elements formed on the semiconductor substrate 1 ~~is entered~~ <sup>and entering</sup> via the semiconductor substrate 1 into the p-well PWm (namely, memory cell MC). Also, this function is capable of

setting a potential at the p-well PWM to a predetermined value independent from the semiconductor substrate 1.

For example, a trench type isolating portion 5 (shallow trench isolation) STI is formed in a major plane of the semiconductor substrate 1. The trench isolating portion STI is formed by embedding an insulating film into a trench ~~digged~~ <sup>etched</sup> in the semiconductor substrate 1, while the insulating film of 10 the trench isolating portion STI is made of, for example, a silicon oxide ~~etc.~~ etc. The trench isolating portions STI in the memory array are arranged in a plane belt shape along the Y direction in such a manner that interlayers among a plurality of memory cells MC 15 arranged along the elongate direction (X direction) of the word lines are electrically isolated from each other. The trench isolating portions may constitute a stripe-shaped activated region having a width narrower than, or equal to, for example, 1  $\mu$ m.

20 Also, in the memory array MARY, an upper surface of the insulating film of the trench isolating portion STI is caused to fall <sup>(i.e., is recessed)</sup> from the surface of the semiconductor substrate 1, and a recess amount is relatively large, for example, approximately 80 nm. 25 This recess amount implies such a fall amount defined from the surface of the semiconductor substrate 1 up to the upper surface of the insulating film of the trench isolating portion STI. As explained above, since the

trench isolating portion STI is made of such a structure that the recess amount is relatively large, an upper portion of the side wall of the trench may become a free plane. As a result, when the 5 semiconductor substrate is thermally treated at a temperature higher than, or equal to 800°C, a stress produced in the semiconductor substrate 1 may be reduced.

In such a peripheral circuit region that a 10 width of an activated region is wider than, or equal to 1  $\mu\text{m}$ , and patterns are arranged in a relatively coarse manner, the upper plane of the insulating film of the trench isolating portion STI is flattened in such a manner that this upper plane is made substantially 15 coincident with the surface of the semiconductor substrate 1. A recess amount is equal to zero, or is relatively small, for example, 0 to approximately 40 nm.

In the peripheral circuit region, the gate 20 electrodes of the MOSS are continuously present from the ~~activated~~ <sup>active</sup> region to the trench isolating portion STI. As a result, when such a trench isolating portion STI having a large recess amount is employed in the peripheral circuit region, electric field concentration 25 may occur in edge portions of an ~~activated~~ <sup>active</sup> region, so that a gate insulating film of an MOS may be easily destroyed, or break-down. To avoid such a breakdown problem, it is desirable to reduce the recess amount of

the trench isolating portion STI in the peripheral circuit region to zero, or a relatively small recess amount. It should be understood that since the activated region of the peripheral circuit region is 5 made larger than the ~~activated~~<sup>active</sup> region of the memory array, the stress which is produced in the semiconductor substrate 1 by the trench isolating portion STI may be dispersed, and thus, an occurrence of such a crystalline defect may be suppressed even 10 when the recess amount is not made large in the peripheral circuit region.

Each of the memory cells MC contains one pair of n type semiconductor regions 2S and 2D formed in the semiconductor substrate 1; an insulating film 3a formed 15 on the major plane (~~activated~~<sup>active</sup> region) of the semiconductor substrate 1; a conductive film 4 for a floating gate electrode, which is formed on this insulating film 3a; an interlayer film 5 formed on this conductive film 4; and also, another conductive film 6 20 for a control gate electrode formed on this interlayer film 5.

The n type semiconductor region 2S of the memory cell MC corresponds to such a region for constructing a source region, and is formed by a 25 portion of the above-described local source line SS. Also, the n type semiconductor region 2D of the memory cell MC corresponds to such a region for constructing a drain region, and is formed by a portion of the above-

described sub-bit line SB. Both the local source line SS and the sub-bit line SB are formed in such a manner that these lines SS/SB are elongated in a plane-belt shape along the Y direction in parallel to each other  
5 in order to sandwich a plurality of memory cells MCs in a plane manner, which are arranged along the Y direction. These local source line and sub-bit line SS/SB may constitute such an area which is commonly used by a plurality of these sandwiched memory cells  
10 MC.

In this embodiment mode, this n type semiconductor region 2S (namely, local source line SS), and the n type semiconductor region 2D (namely, sub-bit line SB) are formed in such a manner that for example, arsenic is conducted into the semiconductor substrate 1 in concentration of, for instance, approximately  $10^{14}/\text{cm}^2$ . As a result, a shallow junction between the semiconductor regions 2S and 2D can be realized, and furthermore, the impurity concentration can be increased while an occurrence of a short channel effect may be suppressed, or prevented, so that very fine processing operation can be realized, reliability can be secured, and lowering of the resistance (sheet resistance) can be realized. It should also be noted that the local source line SS is electrically connected to the common source line SL (see Fig. 18) formed by the metal film via the selecting MOSN3, and the sub-bit line SB is electrically connected to the main bit line

MB formed by the metal film via the selecting MOSN1.

The insulating film 3a [which constitutes the *beneath the floating gate electrode* of] memory cell MC is made of, for example, a silicon oxide having a thickness of approximately 9 to 10 nm. This 5 insulating film 3a may constitute an electron penetrating region (namely, tunnel insulating film) in such a case that such electrons which may contribute to write, or erase information may be injected from the semiconductor substrate 1 into the conductive film 4 10 for the floating gate electrode, and/or such electrons held by this conductive film 4 are ejected into the semiconductor substrate 1.

The conductive film 4 for the floating gate electrode is constituted by ~~that~~ a two-layer conductive 15 film *namely, a* ~~namely, both~~ lower layer conductive film 4a and ~~an~~ <sup>4b</sup> upper layer conductive film ~~4b~~ is sequentially stacked thereon ~~from the lower layer~~. Any of the lower layer conductive film 4a and the upper layer conductive film 4b is made of polycrystal silicon having a low 20 resistance, into which an impurity has been conducted. A thickness of the lower layer conductive film 4a is selected to be, for example, approximately 70 nm, and a thickness of the upper layer conductive film 4b is selected to be, for instance, approximately 40 nm.

25 It should be noted that as represented in the sectional view (see Fig. 21A) taken along the X direction of Fig. 19, a sectional view of this conductive film 4 is formed as a T-shape, *in which* while the

width of the upper layer conductive film 4b is made wider than the width of the lower layer conductive film 4a. As a result, while the gate length of the memory cell MC is kept short, a counter area of the conductive film 4 for the floating gate electrode can be increased with respect to the conductive film 6 for the control gate electrode, and thus, a capacitance formed between the control gate electrode and the floating gate electrode can be increased. As a consequence, while 10 the very fine memory cell MC is maintained, the operation efficiency of the memory cell MC can be improved.

Also, since an insulating film 7 made of, for example, a silicon oxide is interposed between the *upper layer* 15 conductive film 4b of the conductive film 4 for the floating gate electrode and the semiconductor substrate 1, one pair of n type semiconductor regions 2S/2D may be insulated from the conductive film 4b.

The surface of the upper layer conductive film 4b for the floating gate electrode is covered by the interlayer film 5. As a result, the conductive film 4 for the floating gate electrode is insulated from the conductive film 6 for the control gate electrode. The interlayer film 5 is formed in such a 25 manner that, for example, silicon oxide films are stacked via silicon nitride films on silicon oxide films. A thickness of this interlayer film 5 is selected to be, for instance, approximately 15 nm. The

conductive film 6 for the control gate electrode corresponds to such an electrode which is used to read, write, and erase information. This conductive film 6 is formed with the word line W in an integral form, and

5 is constituted by a portion of this word line W. The conductive film 6 (namely, word line W) for the control gate electrode is formed in such a way that, for example, a two-layer conductive films ~~namely, a lower~~ <sup>an</sup> conductive film 6a and <sup>an</sup> upper layer conductive film 6b

10 ~~is~~ sequentially stacked thereon ~~from the lower layer~~. The lower layer conductive film 6a is made of, for example, polycrystal silicon having a low resistance and a thickness of approximately 100 nm. The upper layer conductive film 6b is made of, for example, a

15 tungsten silicide ( $WSi_x$ ) having a thickness of approximately 80 nm, and is stacked under such a condition that this upper layer conductive film 6b is electrically connected to the lower layer conductive film 6a.

20 Since this upper layer conductive film 6b is provided, the electric resistance of the word line W may be lowered, so that the operating speed of the flash memory can be improved. It should also be noted that the structure of this conductive film 6 is not

25 limited only to the above-described structure, but may be changed into various sorts of modified structures. For example, such a structure may be employed in which a metal film such as tungsten may be stacked via a

barrier conductive film such as a tungsten nitride on polycrystal silicon having a low resistance. In this alternative case, since the electric resistance of the word line W may be greatly lowered, the operating speed 5 of the flash memory can be furthermore improved. It should also be noted that a cap insulating film 8 made of, for example, a silicon oxide is formed on the word line W.

Such MOS structures as a low voltage series, 10 "NMOSQLn", a low voltage series "PMOSQLp", a shortcircuit "MOSN2", and a selecting "MOSN1" may be formed by the same manufacturing process as that of the above-described memory cell MC. The gate electrodes of these MOSSs (namely, gate electrode 10n of low voltage 15 series NMOSQLn, gate electrode 10p of low voltage series PMOSQLp, gate electrode 9 of shortcircuit MOSN2, and gate electrode 10 of selecting MOSN1) own such a stacking structure that the conductive film 6 for the control gate electrode is stacked via the interlayer 20 film 5 on the conductive film 4 for the floating gate electrode. While the conductive film 4 and the conductive film 6 are electrically connected via a contact hole SC to each other, the cap insulating film 8 is formed on the conductive film 6.

25 Furthermore, these MOSSs own sources and drains, which have been separately formed. For example, the n-type semiconductor region 11n is formed in the low voltage series NMOSQLn; the p type

semiconductor region 11p is formed in the low voltage series PMOSQLp; and also, the n type semiconductor region 11 is formed in the selecting MOSN1. The gate insulating films of the low voltage series NMOSQLn, the 5 low voltage series PMOSQLp, and the shortcircuit MOSN2 are constituted by the same layer as the insulating film 3a which constitutes the tunnel insulating film of the memory cell MC, whereas the gate insulating film of the selecting MOSN1 is constructed of the insulating 10 film 3b which is made of, for example, a silicon oxide having a thickness of approximately 20 nm. It should be understood that both the tunnel insulating film of the memory cell MC and the gate insulating film of the low voltage series MOS are constituted by the 15 insulating films 3a of the same layer in this embodiment mode, but the present invention is not limited only thereto, for example, <sup>it</sup> may be constituted by insulating films of different layers.

Furthermore, insulating films 12a made of, 20 for example, a silicon oxide are employed so as to cover a side surface of the conductor film 4 for the floating gate electrode, a side surface of the conductive film 6 for the control gate electrode, side surfaces of these gate electrodes 9, 10, 10n, 10p, and 25 a side surface of the cap insulating film 8. In particular, intermediate portions among the word lines W which are located adjacent to each other along the above-explained gate width direction are embedded by

the insulating film 12a. An insulating film 12b made of, for instance, a silicon oxide is deposited on such insulating films 12a and conductive film 6.

A first layer wiring line L1 made of, for 5 example, tungsten is formed on this insulating film 12b. The preselected first layer wiring line L1 is electrically connected via a contact hole CON1 pierced in the insulating film 12b ~~to the insulating film 12b~~ to the n type semiconductor region 11n of the low 10 voltage series NMOSQLn, the p type semiconductor region 11p of the low voltage series PMOSQLp, and the n type semiconductor region 11 of the selecting MOSN1.

In addition, another insulating film 12c made of, for example, a silicon oxide is deposited on the 15 insulating film 12b, so that the surface of the first layer wiring line L1 is covered by this insulating film 12c. A second layer wiring line L2 is formed on this insulating film 12c. This second layer wiring line L2 is manufactured by sequentially stacking, for instance, 20 a titanate nitride, aluminum, and a titanate nitride in this order from a lower layer. This second layer wiring line L2 is electrically connected to the first layer wiring line L1 via a plug 13 which is embedded inside a through hole "TH1" pierced in the insulating 25 film 12c. The surface of this second layer wiring line L2 is covered by another insulating film 12d made of, for example, a silicon oxide. Further, although not shown in the drawing, a third layer wiring line is

formed on this insulating film 12d. This third layer wiring line is manufactured by sequentially stacking, for instance, a titanate nitride, aluminum, and a titanate nitride in this order from a lower layer.

5 This third layer wiring line is electrically connected to the second layer wiring line L2 via a through hole pierced in the insulating film 12d.

Next, a description is made of an example of a flash memory manufacturing method in accordance with 10 manufacturing step sequences.

Fig. 23 and Fig. 24 are diagrams for schematically showing manufacturing steps of the flash memory according to this embodiment mode. Fig. 23 is a plan view for indicating a major portion of the memory 15 array (containing both shortcircuit MOS and selecting MOS) corresponding to Fig. 10. Fig. 24 is a sectional view for indicating a major portion containing both the memory array and the peripheral circuit region of the flash memory corresponding to Fig. 21. The memory 20 array in this embodiment mode corresponds to the A-A line sectional view of Fig. 19 (similarly applied to subsequent drawings). Both a low voltage series NMOS and another low voltage series PMOS are exemplified in the peripheral circuit region.

25 First, as shown in Fig. 23 and Fig. 24, shallow type isolating portions "STI" and ~~an activated~~<sup>active</sup> regions "Lm" arranged in such a manner that the activated regions Lm are surrounded by these shallow

type isolating portions STI are formed in a major surface of a semiconductor substrate 1 made of silicon single crystal. In this manufacturing stage, this semiconductor substrate 1 is a semiconductor thin plate 5 having a substantially circular shape (as viewed in plane), which is referred to as a "semiconductor wafer."

The shallow type isolating portion STI may be manufactured in accordance with, for instance, the 10 below-mentioned manufacturing method. After an isolating trench 14 has been formed in a predetermined place of the semiconductor substrate 1, this resulting semiconductor substrate 1 is processed by a thermal oxidization process in order to form a silicon oxide 15 film having a thickness of approximately 5 to 20 nm (not shown). Subsequently, an insulating film 15 made of, for example, a silicon oxide is deposited on the major surface of the semiconductor substrate 1 by way of either a CVD method or a sputtering method. 20 Furthermore, the insulating film 15 is left within the isolating trench 14 of a memory array in such a manner that the surface of this insulating film 15 is made substantially coincident with the major surface of the semiconductor substrate 1 by polishing this surface of 25 the insulating film 15 by way of a CMP (Chemical Mechanical Polishing) method, or the like.

Next, Fig. 25 is a sectional view for indicating a major portion of the semiconductor

substrate at the same place as that of Fig. 24 in a subsequent manufacturing step. First, after the peripheral circuit region has been covered by a photoresist pattern, while this photoresist pattern is 5 employed as a mask, a preselected amount of the insulating film 15 embedded inside the isolating trench 14 of the memory array is etched back. Thereafter, a thermal treatment is carried out at a temperature of approximately 1000°C with respect to the semiconductor 10 substrate 1 in order to make the insulating film 15 accurate. As a result, such an isolating portion STI whose recess amount is approximately 0 to 40 nm is formed in the peripheral circuit region, and also, another isolating portion STI whose recess amount is 15 approximately 80 nm is formed in the memory array.

Subsequently, a preselected impurity is selectively conducted into a predetermined portion of the semiconductor substrate 1 by way of an ion implantation method, or the like by predetermined 20 energy so as to form an embedding n-well NWm, a p well PWm, another p well PWp, and an N well NWp.

Next, two sorts of insulating films 3a and 3b having different thicknesses are formed. First, a thicker insulating film having a thickness of, for 25 example, approximately 20 nm is formed on the major surface of the semiconductor substrate 1 by way of a thermal oxidization method, or the like. Subsequently, a photoresist pattern is formed in such a manner that

both the memory array (excluding selecting MOS) and the peripheral circuit region are exposed over this thicker insulating film, and other regions are covered.

Thereafter, while this portion is used as an etching  
5 mask, the thicker insulating film exposed from this portion is etch-removed by way of a wet etching method, or the like. Then, after this photoresist pattern has been removed, the semiconductor substrate 1 is again thermally oxidized so as to form a tunnel oxide film on  
10 the memory array. As a result, a relatively thinner insulating film 3a having a thickness of, for example, 9 nm is formed on both the memory array (excluding selecting MOS region) and the peripheral circuit region, whereas a relatively thicker insulating film 3b  
15 having a thickness of, for example, 25 nm is formed in the selecting MOS region (see Fig. 22).

Next, Fig. 26 is a plan view for showing a major portion of the semiconductor substrate at the same place as that of Fig. 23 in a subsequent  
20 manufacturing step. Fig. 27 is a sectional view for indicating a major portion of the semiconductor substrate at the same place <sup>as</sup> ~~at~~ that of Fig. 24 in a  
subsequent manufacturing step.

First, ~~after~~ both a lower layer conductive  
25 film 4a made of low-resistance polycrystal silicon having a thickness of, for example, 70 nm, and an insulating film 16 made of a silicon nitride, or the like have been sequentially deposited on the major

surface of the semiconductor substrate 1 in ~~this~~ <sup>the</sup> order  
beginning with ~~of~~ the lower layer <sup>✓</sup> by way of the CVD method, or the  
like ~~both~~ <sup>the</sup> insulating film 16 and the lower layer  
conductive film 4a are <sup>then</sup> treated by employing both the  
5 photolithography technique and the dry etching  
technique, so that the lower layer conductive film 4a <sup>✓</sup>  
which will form a floating gate electrode in the memory  
array <sup>✓</sup> is patterned. In this case, both the peripheral  
circuit region and the selecting MOS region are  
10 entirely covered by both the lower layer conductive  
film 4a and the insulating film <sup>16</sup> ~~16~~. Subsequently,  
since an impurity (for example, arsenic) used to form  
sources/drains of the memory cell is conducted into the  
semiconductor substrate 1 by way of the ion  
15 implantation method, or the like, one pair of n type  
semiconductor regions 2S and 2D (namely, local source  
line SS and sub-bit line SB) are formed. In this case,  
both the peripheral circuit region and the selecting  
MOS region are covered by the lower layer conductive  
20 film 4a.

Next, Fig. 28 is a sectional view for  
indicating a major portion of the semiconductor  
substrate at the same place as that of Fig. 24 in a  
subsequent manufacturing step.

25 In this step, after an insulating film 7 made  
of, for example, a silicon oxide has been deposited on  
the major surface of the semiconductor substrate 1 at a  
first step, this deposited insulating film 7 is

polished by way of the CMP method in such a manner that this insulating film 7 is left within a recess on the major surface of the semiconductor substrate 1.

Further, this polished insulating film 7 is etched by 5 way of the dry etching method, or the like. As a result, the major surface of the semiconductor substrate 1 is flattened. Also, an upper layer conductive film for a floating gate electrode (will be explained later) which is deposited on this flattened 10 major surface is made not in contact with the n type semiconductor regions 2S and 2D for the source and drain of the memory cell. In this case, although the insulating film 16 is also removed, the upper layer conductive film may function so as to protect the under 15 layer.

Next, Fig. 29 is a plan view for showing a major portion of the semiconductor substrate at the same place as that of Fig. 23 in a subsequent manufacturing step. Fig. 30 is a sectional view for 20 indicating a major portion of the semiconductor substrate at the same place as that of Fig. 24 in a subsequent manufacturing step.

First, after an upper layer conductive film 4b which is made of low-resistance polycrystal silicon 25 having a thickness of, for example, approximately 40 nm has been deposited on the major surface of the semiconductor substrate 1, a photoresist pattern "PR1" is formed on this deposited upper layer conductive film

4b by way of the photolithography technique. While this photoresist pattern PR1 is employed as an etching mask, since the upper layer conductive film 4b exposed from this photoresist pattern is removed by the dry 5 etching method, or the like, such a floating gate electrode is formed which is constructed of both the lower layer conductive film 4a and the upper layer conductive film 4b. It should be noted the peripheral circuit region, the shortcircuit MOS region, and the 10 selecting MOS region are entirely covered by the upper layer conductive layer 4b.

Next, Fig. 31 is a plan view for showing a major portion of the semiconductor substrate at the same place as that of Fig. 23 in a subsequent 15 manufacturing step. Fig. 32 is a sectional view for indicating a major portion of the semiconductor substrate at the same place as that of Fig. 24 in a subsequent manufacturing step.

In this step, first of all, for instance, 20 since a silicon oxide film, a silicon nitride film, and a silicon oxide film are sequentially deposited on the semiconductor substrate 1 way of the CVD method, or the like, an interlayer film 5 having a thickness of, for example, approximately 15 nm is formed. Thereafter, a 25 photoresist pattern PR2 used to form a contact hole SC is formed on this interlayer film 5 by way of the photolithography technique. Subsequently, while this photoresist pattern PR2 is employed as an etching mask,

such an interlayer film 5 exposed from this photoresist pattern PR2 is removed by way of the dry etching method, or the like, so that a contact hole SC is formed in this interlayer film 5. It should be  
5 understood that in Fig. 31, the contact holes SC of an upper column are arranged on a gate electrode forming region of the selecting MOS, whereas the contact holes SC of a lower column are arranged on a gate electrode forming region of the shortcircuit MOS. Also, in Fig.  
10 32, although the contract hole SC is not illustrated in the peripheral circuit region, such a contact hole SC that a portion of the conductive film 4b is exposed on these gate electrode forming regions of the MOSS at another position which is not shown in this sectional  
15 view of Fig. 32.

Next, Fig. 33 is a plan view for showing a major portion of the semiconductor substrate at the same place as that of Fig. 23 in a subsequent manufacturing step. Fig. 34 is a sectional view for  
20 indicating a major portion of the semiconductor substrate at the same place as that of Fig. 24 in a subsequent manufacturing step.

In this step, first of all, after a lower layer conductive film 6a made of, for example,  
25 polycrystal silicon having a low resistance, an upper layer conductive film 6b made of a tungsten silicide etc, and a cap insulating film 8 made of a silicon oxide etc, have been deposited on the semiconductor

substrate 1 in this order of the lower layer by way of the CVD method or the like, a photoresist pattern "PR3" is formed on these deposited films by way of the photolithography technique. While this photoresist 5 pattern PR3 is employed as an etching mask, the cap insulating film 8, the upper layer conductive film 6b, and the lower layer conductive film 6a, which are exposed from this photoresist pattern PR3, are removed by the dry etching method, or the like. As a result, a 10 control gate electrode (word line W) is formed in the memory array, whereas a portion of a gate electrode of each of these MOSS is formed in other regions, the peripheral circuit region, the shortcircuit MOS region, the selecting MOS region, and the like. In this 15 etching treatment, the interlayer film 5 may function as an etching stopper.

Next, Fig. 35 is a sectional view for indicating a major portion of the semiconductor substrate at the same place as that of Fig. 24 in a 20 subsequent manufacturing step.

In this step, first of all, while both the cap insulating film 8 and the conductive film 6 are used as an etching mask, the interlayer film 5, the upper layer conductive film 4b, and the lower layer 25 conductive film 4a, which are located in a lower layer thereof, are etched away by the dry etching method, or the like. As a consequence, the conductive films 4 are patterned in a self-alignment manner with respect to

the conductive film 6, so that the conductive films 4 may have the same shape along the word line direction.

As a consequence, both a control gate electrode and a floating gate electrode of a memory cell MC are accomplished in the memory array. In other words, such a 2-layer gate electrode structure may be accomplished in which the conductive film 6 for the control gate electrode is stacked via the interlayer film 5 on the conductive film 4 for the floating gate electrode. The floating gate electrode of the memory cell MC is completely insulated from the control gate electrode.

Also, in the peripheral circuit region, both a gate electrode 10n of a low voltage series NMOS and a gate electrode 10p of a low voltage series PMOS are accomplished. In the gate electrode of each of these MOSS, both the conductive film 4 and the conductive film 6 are electrically connected to each other via the contact hole SC. Although not shown in the drawing, both a gate electrode of a shortcircuit MOS and a gate electrode of a selecting MOS are also formed in both the shortcircuit MOS region and the selecting MOS region, respectively.

Next, Fig. 36 is a sectional view for indicating a major portion of the semiconductor substrate at the same place as that of Fig. 24 in a subsequent manufacturing step.

In this case, in the peripheral circuit

region, semiconductor regions of the respective MOSS are separately formed, the impurity concentration of which is relatively low. For instance, an n type semiconductor region 11na is formed in the low voltage 5 series NMOS, and a p type semiconductor region 11pa is formed in the low voltage series PMOS. In the n type semiconductor region 11na, for example, arsenic is conducted, whereas boron is conducted in the p type semiconductor region 11pa. Although not shown in the 10 drawing, both a semiconductor region of a shortcircuit MOS and a semiconductor region of a selecting MOS are also formed in both the shortcircuit MOS region and the selecting MOS region, respectively.

Subsequently, after an insulating film made 15 of, for example, a silicon oxide has been deposited on the major surface of the semiconductor device 1 by way of the CVD method, or the like, this deposited insulating film is etched back by using the anisotropic dry etching method, or the like. As a result, an 20 insulating film 12a is formed on a side surface of the gate electrode 10n of the low voltage series NMOS and a side surface of the gate electrode 10p of the low voltage series PMOS. Although not shown in the drawing, the insulating films 12a are formed on side 25 surfaces of both the gate electrode of the shortcircuit MOS and the side surface of the selecting MOS, respectively. Intermediate areas among the word lines W located adjacent to each other are embedded by this

insulating film 12a.

Next, Fig. 37 is a sectional view for indicating a major portion of the semiconductor substrate at the same place as that of Fig. 24 in a 5 subsequent manufacturing step.

In this manufacturing step, within the peripheral circuit region, the shortcircuit MOS region, and the selecting MOS region, semiconductor regions of the respective MOSS are separately formed, the impurity 10 concentration of which is relatively high. For instance, an n type semiconductor region 11nb is formed in the low voltage series NMOS, and a p type semiconductor region 11pb is formed in the low voltage series PMOS. In the n type semiconductor region 11nb, 15 for example, arsenic is conducted, whereas boron is conducted in the p type semiconductor region 11pb. As a consequence, one pair of n type semiconductor regions 11a for sources/drains of the low voltage series NMOS, and <sup>✓</sup> also, one pair of p type semiconductor regions 11p 20 for sources/drains of the low voltage series PMOS are formed. In the peripheral circuit region, both a low voltage series NMOSQLn and another low voltage series PMOSQLp are accomplished. Although not shown in the drawing, one pair of n type semiconductor regions for 25 sources/drains of the selecting MOS are formed.

Next, Fig. 38 is a plan view for showing a major portion of the semiconductor substrate at the same place as that of Fig. <sup>23</sup> ~~26~~ in a subsequent

manufacturing step. Fig. 39 is a sectional view for indicating a major portion of the semiconductor substrate at the same place as that of Fig. 24 in a subsequent manufacturing step.

5 In this manufacturing step, an insulating film 12b made of, for example, a silicon oxide is deposited on the semiconductor substrate 1 by way of the CVD method, or the like. Thereafter, a contact hole "CON1" is pierced in this deposited insulating film 12b by way of both the photolithography technique and the dry etching technique in such a manner that a portion (source/drain region of each MOS) of the semiconductor substrate 1, a portion of the word line W, and a portion of a gate electrode of a predetermined MOS are exposed.

10

15

Subsequently, after such a metal film as tungsten and the like has been deposited on this semiconductor substrate 1 by way of the sputtering method, or the like, this deposited metal film is patterned by using the photolithography technique and the ~~dry etching~~ technique, so that a first layer wiring line "L1" (including common source line) is formed. The first layer wiring line L1 is electrically and properly connected via the contact hole CON1 to one pair of these semiconductor regions for the source/drain of each MOS, the gate electrode thereof, and the word line W thereof.

20

25

Next, Fig. 40 is a plan view for showing a

major portion of the semiconductor substrate at the same place as that of Fig. 28 in a subsequent manufacturing step. Fig. 41 is a sectional view for indicating a major portion of the semiconductor substrate at the same place as that of Fig. 29 in a subsequent manufacturing step.

In this manufacturing step, after such an insulating film 12c made of, for instance, a silicon oxide has been deposited on the semiconductor substrate 1 by way of the CVD method, or the like, a through hole "TH1" is pierced in this deposited insulating film 12c by utilizing both the photolithography technique and the dry etching technique in such a manner that a portion of the first layer wiring line L1 is exposed.

15 Subsequently, after such a metal film as tungsten is deposited on this semiconductor substrate 1 by way of either the sputtering method or the CVD method, this deposited metal film is polished by the CMP method in such a manner that this metal film is left within the 20 through hole TH1, so that a plug 13 is formed within this through hole TH1. Thereafter, for example, a titanate nitride, aluminum, and a titanate nitride are sequentially deposited on the semiconductor substrate 1 in that order from a lower layer. Then, these 25 deposited layers are patterned by using both the photolithography technique and the dry etching technique, so that a second layer wiring line L2 (containing main bit line) is formed. The second layer

wiring line L2 is electrically connected via the plug 13 to the first layer wiring line L1.

Next, Fig. 42 is a sectional view for indicating a major portion of the semiconductor 5 substrate at the same place as that of Fig. 24, 21 in a subsequent manufacturing step.

In this manufacturing step, after such an insulating film 12d made of, for instance, a silicon oxide has been deposited on the semiconductor substrate 10 1 by way of the CVD method, or the like, a through hole "TH2" is pierced in this deposited insulating film 12d by utilizing both the photolithography technique and the dry etching technique in such a way that a portion of the <sup>second</sup> ~~first~~ layer wiring line <sup>L2</sup> ~~L1~~ is exposed in a 15 similar forming manner to the above-explained through hole TH1. Subsequently, similar to the above-described plug 13, after a plug 17 made of tungsten has been formed within the through hole TH2, ~~such~~ a third layer wiring line L3 which is constituted by, for example, a 20 titanate nitride, aluminum, and a titanate nitride is formed on the semiconductor substrate 1 in a similar manner to the second layer wiring line L2. The third layer wiring line L3 is electrically connected via the plug 17 to the second layer wiring line L2. 25 Thereafter, after a surface protection film has been formed on the semiconductor substrate 1, an opening is formed in a portion of this surface protection film in such a manner that a portion of the third layer wiring

line L3 is exposed, and a bounding pad is formed, so that a flash memory may be manufactured.

As previously explained, in accordance with this embodiment mode, since the isolating portion STI 5 of the memory array, in which the width of the ~~activated~~ <sup>active</sup> region "Lm" is made relatively narrow and the pattern density is made relatively high may be employed as the recess structure having the relatively large recess amount, the stresses caused by the isolating 10 portion STI in the semiconductor substrate 1 can be reduced. As a result, while the crystalline defect of the semiconductor substrate 1 is suppressed, the margin of the junction leak of the memory cells can be improved.

15 Furthermore, since the margin of the junction leak of the memory cells can be improved, the sizes of the memory cells can be reduced, so that the high-speed writing characteristic can be realized by reducing the gate lengths, and also, the size of the semiconductor 20 chip can be shortened.

While the present invention made by the Inventors has been described in the concrete manner based upon the various embodiment modes of the present invention, the present invention is not limited 25 thereto, but may be modified, changed, and substituted without departing from the technical spirit and scope of the present invention.

For example, the above-described embodiment

has explained such a case that the inventive idea of the present invention is applied to the AND type flash memory. Alternatively, the inventive idea of the present invention may be similarly applied to all of 5 such short-shaped memory element products having repetition characteristic, to which very fine needs and low power consumption needs are highly required, while these memory elements may involve NOR type flash memories and DRAMs (Dynamic Random Access Memories). 10 Also, a similar effect may be achieved even in SRAMs (Static Random Access Memories) and/or logic semiconductor devices.

It should be further understood by those skilled in the art that although the foregoing 15 description has been made ~~on~~ <sup>using the</sup> ~~of the~~ <sup>detailed</sup> ~~description herein,~~ <sup>invention,</sup> the invention is not ~~to be construed as being~~ <sup>1</sup> limited thereto and ~~that~~ various changes and modifications may be made without departing from the spirit of the invention and the scope of the appended claims.